blob: 24f232e7118c8b93c10aed738e353546bbe70765 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
actions:
- get-integer: null
- define: null
build-type: option
copyrights:
- Copyright (C) 2020 On-Line Applications Research (OAR)
default: 100000000
default-by-variant:
- value: 100000000
variants:
- aarch64/xilinx_zynqmp_ilp32_qemu
- aarch64/xilinx_zynqmp_ilp32_zu3eg
- aarch64/xilinx_zynqmp_lp64_cfc400x
- aarch64/xilinx_zynqmp_lp64_qemu
- aarch64/xilinx_zynqmp_lp64_zu3eg
description: |
Zynq UART clock frequency in Hz
enabled-by: true
format: '{}'
links: []
name: ZYNQ_CLOCK_UART
type: build
|
