1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/*
* Copyright (c) 2012-2014 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#if HAVE_CONFIG_H
#include "config.h"
#endif
#include <rtems/score/cpu.h>
#define _RTEMS_PERCPU_DEFINE_OFFSETS
#include <rtems/score/percpu.h>
/*
* In case a CPU port needs another alignment, then add this here and make sure
* it is a power of two greater than or equal to two.
*/
RTEMS_STATIC_ASSERT(
CPU_ALIGNMENT == 2
|| CPU_ALIGNMENT == 4
|| CPU_ALIGNMENT == 8
|| CPU_ALIGNMENT == 16
|| CPU_ALIGNMENT == 32,
CPU_ALIGNMENT
);
/*
* In case a CPU port needs another heap alignment, then add this here and make
* sure it is a power of two greater than or equal to two.
*/
RTEMS_STATIC_ASSERT(
CPU_HEAP_ALIGNMENT == 2
|| CPU_HEAP_ALIGNMENT == 4
|| CPU_HEAP_ALIGNMENT == 8
|| CPU_HEAP_ALIGNMENT == 16
|| CPU_HEAP_ALIGNMENT == 32,
CPU_HEAP_ALIGNMENT_0
);
RTEMS_STATIC_ASSERT(
CPU_HEAP_ALIGNMENT >= CPU_ALIGNMENT,
CPU_HEAP_ALIGNMENT_1
);
RTEMS_STATIC_ASSERT(
sizeof(void *) == CPU_SIZEOF_POINTER,
CPU_SIZEOF_POINTER
);
#if defined( __SIZEOF_POINTER__ )
RTEMS_STATIC_ASSERT(
CPU_SIZEOF_POINTER == __SIZEOF_POINTER__,
__SIZEOF_POINTER__
);
#endif
RTEMS_STATIC_ASSERT(
sizeof( CPU_Per_CPU_control ) == CPU_PER_CPU_CONTROL_SIZE,
CPU_PER_CPU_CONTROL_SIZE
);
#if defined( RTEMS_SMP )
RTEMS_STATIC_ASSERT(
sizeof( Per_CPU_Control_envelope ) == PER_CPU_CONTROL_SIZE,
PER_CPU_CONTROL_SIZE
);
#endif
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, isr_nest_level) == PER_CPU_ISR_NEST_LEVEL,
PER_CPU_ISR_NEST_LEVEL
);
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, thread_dispatch_disable_level)
== PER_CPU_THREAD_DISPATCH_DISABLE_LEVEL,
PER_CPU_THREAD_DISPATCH_DISABLE_LEVEL
);
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, executing) == PER_CPU_OFFSET_EXECUTING,
PER_CPU_OFFSET_EXECUTING
);
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, heir) == PER_CPU_OFFSET_HEIR,
PER_CPU_OFFSET_HEIR
);
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, dispatch_necessary) == PER_CPU_DISPATCH_NEEDED,
PER_CPU_DISPATCH_NEEDED
);
#if CPU_ALLOCATE_INTERRUPT_STACK == TRUE \
|| CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, interrupt_stack_low)
== PER_CPU_INTERRUPT_STACK_LOW,
PER_CPU_INTERRUPT_STACK_LOW
);
RTEMS_STATIC_ASSERT(
offsetof(Per_CPU_Control, interrupt_stack_high)
== PER_CPU_INTERRUPT_STACK_HIGH,
PER_CPU_INTERRUPT_STACK_HIGH
);
#endif
|