blob: 4082e3aea45bf45f1b0fc5d331a36f7c77dae64c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/**
* @file rtems/score/cpu_asm.h
*/
/*
* Defines a couple of Macros used in cpu_asm.S
*
* Copyright (c) 2006 by Atos Automacao Industrial Ltda.
* written by Alain Schaefer <alain.schaefer@easc.ch>
* and Antonio Giovanini <antonio@atos.com.br>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
* $Id$
*
*/
#ifndef _RTEMS_SCORE_CPU_ASM_H
#define _RTEMS_SCORE_CPU_ASM_H
/* offsets for the registers in the thread context */
#define R0_OFFSET 0
#define R1_OFFSET 4
#define R2_OFFSET 8
#define R3_OFFSET 12
#define R4_OFFSET 16
#define R5_OFFSET 20
#define R6_OFFSET 24
#define R7_OFFSET 28
#define P0_OFFSET 32
#define P1_OFFSET 36
#define P2_OFFSET 40
#define P3_OFFSET 44
#define P4_OFFSET 48
#define P5_OFFSET 52
#define FP_OFFSET 56
#define SP_OFFSET 60
#define I0_OFFSET 64
#define I1_OFFSET 68
#define I2_OFFSET 72
#define I3_OFFSET 76
#define M0_OFFSET 80
#define M1_OFFSET 84
#define M2_OFFSET 88
#define M3_OFFSET 92
#define B0_OFFSET 96
#define B1_OFFSET 100
#define B2_OFFSET 104
#define B3_OFFSET 108
#define L0_OFFSET 112
#define L1_OFFSET 116
#define L2_OFFSET 120
#define L3_OFFSET 124
#define A0X_OFFSET 128
#define A0W_OFFSET 132
#define A1X_OFFSET 136
#define A1W_OFFSET 140
#define ASTAT_OFFSET 144
#define RETS_OFFSET 148
#define LC0_OFFSET 152
#define LT0_OFFSET 156
#define LB0_OFFSET 160
#define LC1_OFFSET 164
#define LT1_OFFSET 168
#define LB1_OFFSET 172
#define USP_OFFSET 174
#define SEQSTAT_OFFSET 178
#define SYSCFG_OFFSET 182
#define RETI_OFFSET 184
#define RETX_OFFSET 188
#define RETN_OFFSET 192
#define RETE_OFFSET 296
#define PC_OFFSET 200
#endif
/* end of file */
|
