1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/* SPDX-License-Identifier: BSD-2-Clause */
/**
* @file
*
* @brief ARM Paravirtualization Definitions
*
* This include file contains definitions pertaining to paravirtualization
* of the ARM port.
*/
/*
* COPYRIGHT (c) 2018.
* On-Line Applications Research Corporation (OAR).
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef RTEMS_PARAVIRT
#error "This file should only be included with paravirtualization is enabled."
#endif
#ifndef _RTEMS_SCORE_PARAVIRT_H
#define _RTEMS_SCORE_PARAVIRT_H
/**
* @defgroup RTEMSScoreCPUARMParavirt ARM Paravirtualization Support
*
* @ingroup RTEMSScoreCPUARM
*
* This handler encapulates the functionality (primarily conditional
* feature defines) related to paravirtualization on the ARM.
*
* Paravirtualization on the ARM makes the following assumptions:
*
* - RTEMS executes in user space
* - Interrupt enable/disable support using the MSR must be disabled
* and replaced with BSP provided methods which are adapted to the
* hosting environment.
*
* @{
*/
/**
* In a paravirtualized environment, RTEMS executes in user space
* and cannot disable/enable external exceptions (e.g. interrupts).
* The BSP which acts as an adapter to the hosting environment will
* provide the interrupt enable/disable methods.
*/
#define ARM_DISABLE_INLINE_ISR_DISABLE_ENABLE
/**
* In a paravirtualized environment, RTEMS executes in user space
* and cannot write to the the Thread ID register which is normally
* used. CP15 C13 has three variants of a Thread ID register.
*
* - Opcode_2 = 2: This register is both user and privileged R/W accessible.
* - Opcode_2 = 3: This register is user read-only and privileged
* R/W accessible.
* - Opcode_2 = 4: This register is privileged R/W accessible only.
*/
#define ARM_DISABLE_THREAD_ID_REGISTER_USE
/** @} */
#endif
|
