1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
|
/*
**************************************************************************
**************************************************************************
** **
** MOTOROLA MPC21 PORTABLE SYSTEMS MICROPROCESSOR **
** **
** HARDWARE DECLARATIONS **
** **
** **
** Submitted By: **
** **
** W. Eric Norum **
** Saskatchewan Accelerator Laboratory **
** University of Saskatchewan **
** 107 North Road **
** Saskatoon, Saskatchewan, CANADA **
** S7N 5C6 **
** **
** eric@skatter.usask.ca **
** **
** Modified for use with the MPC860 (original code was for MC68360) **
** by **
** Jay Monkman **
** Frasca International, Inc. **
** 906 E. Airport Rd. **
** Urbana, IL, 61801 **
** **
** jmonkman@frasca.com **
** **
** Modified further for use with the MPC821 by: **
** Andrew Bray <andy@chaos.org.uk> **
** **
**************************************************************************
**************************************************************************
*/
#ifndef __MPC821_h
#define __MPC821_h
#ifndef ASM
/*
Macros for SPRs
*/
#define M821_MI_CTR_GPM (1<<31)
#define M821_MI_CTR_PPM (1<<30)
#define M821_MI_CTR_CIDEF (1<<29)
#define M821_MI_CTR_RSV4I (1<<27)
#define M821_MI_CTR_PPCS (1<<25)
#define M821_MD_CTR_GPM (1<<31)
#define M821_MD_CTR_PPM (1<<30)
#define M821_MD_CTR_CIDEF (1<<29)
#define M821_MD_CTR_WTDEF (1<<28)
#define M821_MD_CTR_RSV4D (1<<27)
#define M821_MD_CTR_TWAM (1<<26)
#define M821_MD_CTR_PPCS (1<<25)
#define M821_MI_EPN_VALID (1<<9)
#define M821_MD_EPN_VALID (1<<9)
#define M821_MI_TWC_G (1<<4)
#define M821_MI_TWC_PSS (0<<2)
#define M821_MI_TWC_PS512 (1<<2)
#define M821_MI_TWC_PS8 (3<<2)
#define M821_MI_TWC_VALID (1)
#define M821_MD_TWC_G (1<<4)
#define M821_MD_TWC_PSS (0<<2)
#define M821_MD_TWC_PS512 (1<<2)
#define M821_MD_TWC_PS8 (3<<2)
#define M821_MD_TWC_WT (1<<1)
#define M821_MD_TWC_VALID (1)
#define M821_MI_RPN_F (0xf<<4)
#define M821_MI_RPN_16K (1<<3)
#define M821_MI_RPN_SHARED (1<<2)
#define M821_MI_RPN_CI (1<<1)
#define M821_MI_RPN_VALID (1)
#define M821_MD_RPN_CHANGE (1<<8)
#define M821_MD_RPN_F (0xf<<4)
#define M821_MD_RPN_16K (1<<3)
#define M821_MD_RPN_SHARED (1<<2)
#define M821_MD_RPN_CI (1<<1)
#define M821_MD_RPN_VALID (1)
#define M821_MI_AP_Kp (1)
#define M821_MD_AP_Kp (1)
#define M821_CACHE_CMD_SFWT (0x1<<24)
#define M821_CACHE_CMD_ENABLE (0x2<<24)
#define M821_CACHE_CMD_CFWT (0x3<<24)
#define M821_CACHE_CMD_DISABLE (0x4<<24)
#define M821_CACHE_CMD_STLES (0x5<<24)
#define M821_CACHE_CMD_LLCB (0x6<<24)
#define M821_CACHE_CMD_CLES (0x7<<24)
#define M821_CACHE_CMD_UNLOCK (0x8<<24)
#define M821_CACHE_CMD_UNLOCKALL (0xa<<24)
#define M821_CACHE_CMD_INVALIDATE (0xc<<24)
#define M821_CACHE_CMD_FLUSH (0xe<<24)
/*
*************************************************************************
* REGISTER SUBBLOCKS *
*************************************************************************
*/
/*
* Memory controller registers
*/
typedef struct m821MEMCRegisters_ {
rtems_unsigned32 br;
rtems_unsigned32 or;
} m821MEMCRegisters_t;
/*
* Serial Communications Controller registers
*/
typedef struct m821SCCRegisters_ {
rtems_unsigned32 gsmr_l;
rtems_unsigned32 gsmr_h;
rtems_unsigned16 psmr;
rtems_unsigned16 _pad0;
rtems_unsigned16 todr;
rtems_unsigned16 dsr;
rtems_unsigned16 scce;
rtems_unsigned16 _pad1;
rtems_unsigned16 sccm;
rtems_unsigned8 _pad2;
rtems_unsigned8 sccs;
rtems_unsigned32 _pad3[2];
} m821SCCRegisters_t;
/*
* Serial Management Controller registers
*/
typedef struct m821SMCRegisters_ {
rtems_unsigned16 _pad0;
rtems_unsigned16 smcmr;
rtems_unsigned16 _pad1;
rtems_unsigned8 smce;
rtems_unsigned8 _pad2;
rtems_unsigned16 _pad3;
rtems_unsigned8 smcm;
rtems_unsigned8 _pad4;
rtems_unsigned32 _pad5;
} m821SMCRegisters_t;
/*
*************************************************************************
* Miscellaneous Parameters *
*************************************************************************
*/
typedef struct m821MiscParms_ {
rtems_unsigned16 rev_num;
rtems_unsigned16 _res1;
rtems_unsigned32 _res2;
rtems_unsigned32 _res3;
} m821MiscParms_t;
/*
*************************************************************************
* RISC Timers *
*************************************************************************
*/
typedef struct m821TimerParms_ {
rtems_unsigned16 tm_base;
rtems_unsigned16 _tm_ptr;
rtems_unsigned16 _r_tmr;
rtems_unsigned16 _r_tmv;
rtems_unsigned32 tm_cmd;
rtems_unsigned32 tm_cnt;
} m821TimerParms_t;
/*
* RISC Controller Configuration Register (RCCR)
* All other bits in this register are reserved.
*/
#define M821_RCCR_TIME (1<<15) /* Enable timer */
#define M821_RCCR_TIMEP(x) ((x)<<8) /* Timer period */
#define M821_RCCR_DR1M (1<<7) /* IDMA Rqst 1 Mode */
#define M821_RCCR_DR0M (1<<6) /* IDMA Rqst 0 Mode */
#define M821_RCCR_DRQP(x) ((x)<<4) /* IDMA Rqst Priority */
#define M821_RCCR_EIE (1<<3) /* External Interrupt Enable */
#define M821_RCCR_SCD (1<<2) /* Scheduler Configuration */
#define M821_RCCR_ERAM(x) (x) /* Enable RAM Microcode */
/*
* Command register
* Set up this register before issuing a M821_CR_OP_SET_TIMER command.
*/
#define M821_TM_CMD_V (1<<31) /* Set to enable timer */
#define M821_TM_CMD_R (1<<30) /* Set for automatic restart */
#define M821_TM_CMD_PWM (1<<29) /* Set for PWM operation */
#define M821_TM_CMD_TIMER(x) ((x)<<16) /* Select timer */
#define M821_TM_CMD_PERIOD(x) (x) /* Timer period (16 bits) */
/*
*************************************************************************
* DMA Controllers *
*************************************************************************
*/
typedef struct m821IDMAparms_ {
rtems_unsigned16 ibase;
rtems_unsigned16 dcmr;
rtems_unsigned32 _sapr;
rtems_unsigned32 _dapr;
rtems_unsigned16 ibptr;
rtems_unsigned16 _write_sp;
rtems_unsigned32 _s_byte_c;
rtems_unsigned32 _d_byte_c;
rtems_unsigned32 _s_state;
rtems_unsigned32 _itemp[4];
rtems_unsigned32 _sr_mem;
rtems_unsigned16 _read_sp;
rtems_unsigned16 _res0;
rtems_unsigned16 _res1;
rtems_unsigned16 _res2;
rtems_unsigned32 _d_state;
} m821IDMAparms_t;
/*
*************************************************************************
* DSP *
*************************************************************************
*/
typedef struct m821DSPparms_ {
rtems_unsigned32 fdbase;
rtems_unsigned32 _fd_ptr;
rtems_unsigned32 _dstate;
rtems_unsigned32 _pad0;
rtems_unsigned16 _dstatus;
rtems_unsigned16 _i;
rtems_unsigned16 _tap;
rtems_unsigned16 _cbase;
rtems_unsigned16 _pad1;
rtems_unsigned16 _xptr;
rtems_unsigned16 _pad2;
rtems_unsigned16 _yptr;
rtems_unsigned16 _m;
rtems_unsigned16 _pad3;
rtems_unsigned16 _n;
rtems_unsigned16 _pad4;
rtems_unsigned16 _k;
rtems_unsigned16 _pad5;
} m821DSPparms_t;
/*
*************************************************************************
* Serial Communication Controllers *
*************************************************************************
*/
typedef struct m821SCCparms_ {
rtems_unsigned16 rbase;
rtems_unsigned16 tbase;
rtems_unsigned8 rfcr;
rtems_unsigned8 tfcr;
rtems_unsigned16 mrblr;
rtems_unsigned32 _rstate;
rtems_unsigned32 _pad0;
rtems_unsigned16 _rbptr;
rtems_unsigned16 _pad1;
rtems_unsigned32 _pad2;
rtems_unsigned32 _tstate;
rtems_unsigned32 _pad3;
rtems_unsigned16 _tbptr;
rtems_unsigned16 _pad4;
rtems_unsigned32 _pad5;
rtems_unsigned32 _rcrc;
rtems_unsigned32 _tcrc;
union {
struct {
rtems_unsigned32 _res0;
rtems_unsigned32 _res1;
rtems_unsigned16 max_idl;
rtems_unsigned16 _idlc;
rtems_unsigned16 brkcr;
rtems_unsigned16 parec;
rtems_unsigned16 frmec;
rtems_unsigned16 nosec;
rtems_unsigned16 brkec;
rtems_unsigned16 brklen;
rtems_unsigned16 uaddr[2];
rtems_unsigned16 _rtemp;
rtems_unsigned16 toseq;
rtems_unsigned16 character[8];
rtems_unsigned16 rccm;
rtems_unsigned16 rccr;
rtems_unsigned16 rlbc;
} uart;
} un;
} m821SCCparms_t;
typedef struct m821SCCENparms_ {
rtems_unsigned16 rbase;
rtems_unsigned16 tbase;
rtems_unsigned8 rfcr;
rtems_unsigned8 tfcr;
rtems_unsigned16 mrblr;
rtems_unsigned32 _rstate;
rtems_unsigned32 _pad0;
rtems_unsigned16 _rbptr;
rtems_unsigned16 _pad1;
rtems_unsigned32 _pad2;
rtems_unsigned32 _tstate;
rtems_unsigned32 _pad3;
rtems_unsigned16 _tbptr;
rtems_unsigned16 _pad4;
rtems_unsigned32 _pad5;
rtems_unsigned32 _rcrc;
rtems_unsigned32 _tcrc;
union {
struct {
rtems_unsigned32 _res0;
rtems_unsigned32 _res1;
rtems_unsigned16 max_idl;
rtems_unsigned16 _idlc;
rtems_unsigned16 brkcr;
rtems_unsigned16 parec;
rtems_unsigned16 frmec;
rtems_unsigned16 nosec;
rtems_unsigned16 brkec;
rtems_unsigned16 brklen;
rtems_unsigned16 uaddr[2];
rtems_unsigned16 _rtemp;
rtems_unsigned16 toseq;
rtems_unsigned16 character[8];
rtems_unsigned16 rccm;
rtems_unsigned16 rccr;
rtems_unsigned16 rlbc;
} uart;
struct {
rtems_unsigned32 c_pres;
rtems_unsigned32 c_mask;
rtems_unsigned32 crcec;
rtems_unsigned32 alec;
rtems_unsigned32 disfc;
rtems_unsigned16 pads;
rtems_unsigned16 ret_lim;
rtems_unsigned16 _ret_cnt;
rtems_unsigned16 mflr;
rtems_unsigned16 minflr;
rtems_unsigned16 maxd1;
rtems_unsigned16 maxd2;
rtems_unsigned16 _maxd;
rtems_unsigned16 dma_cnt;
rtems_unsigned16 _max_b;
rtems_unsigned16 gaddr1;
rtems_unsigned16 gaddr2;
rtems_unsigned16 gaddr3;
rtems_unsigned16 gaddr4;
rtems_unsigned32 _tbuf0data0;
rtems_unsigned32 _tbuf0data1;
rtems_unsigned32 _tbuf0rba0;
rtems_unsigned32 _tbuf0crc;
rtems_unsigned16 _tbuf0bcnt;
rtems_unsigned16 paddr_h;
rtems_unsigned16 paddr_m;
rtems_unsigned16 paddr_l;
rtems_unsigned16 p_per;
rtems_unsigned16 _rfbd_ptr;
rtems_unsigned16 _tfbd_ptr;
rtems_unsigned16 _tlbd_ptr;
rtems_unsigned32 _tbuf1data0;
rtems_unsigned32 _tbuf1data1;
rtems_unsigned32 _tbuf1rba0;
rtems_unsigned32 _tbuf1crc;
rtems_unsigned16 _tbuf1bcnt;
rtems_unsigned16 _tx_len;
rtems_unsigned16 iaddr1;
rtems_unsigned16 iaddr2;
rtems_unsigned16 iaddr3;
rtems_unsigned16 iaddr4;
rtems_unsigned16 _boff_cnt;
rtems_unsigned16 taddr_l;
rtems_unsigned16 taddr_m;
rtems_unsigned16 taddr_h;
} ethernet;
} un;
} m821SCCENparms_t;
/*
* Receive and transmit function code register bits
* These apply to the function code registers of all devices, not just SCC.
*/
#define M821_RFCR_BO(x) ((x)<<3)
#define M821_RFCR_MOT (2<<3)
#define M821_RFCR_DMA_SPACE(x) (x)
#define M821_TFCR_BO(x) ((x)<<3)
#define M821_TFCR_MOT (2<<3)
#define M821_TFCR_DMA_SPACE(x) (x)
/*
*************************************************************************
* Serial Management Controllers *
*************************************************************************
*/
typedef struct m821SMCparms_ {
rtems_unsigned16 rbase;
rtems_unsigned16 tbase;
rtems_unsigned8 rfcr;
rtems_unsigned8 tfcr;
rtems_unsigned16 mrblr;
rtems_unsigned32 _rstate;
rtems_unsigned32 _pad0;
rtems_unsigned16 _rbptr;
rtems_unsigned16 _pad1;
rtems_unsigned32 _pad2;
rtems_unsigned32 _tstate;
rtems_unsigned32 _pad3;
rtems_unsigned16 _tbptr;
rtems_unsigned16 _pad4;
rtems_unsigned32 _pad5;
union {
struct {
rtems_unsigned16 max_idl;
rtems_unsigned16 _idlc;
rtems_unsigned16 brklen;
rtems_unsigned16 brkec;
rtems_unsigned16 brkcr;
rtems_unsigned16 _r_mask;
} uart;
struct {
rtems_unsigned16 _pad0[5];
} transparent;
} un;
} m821SMCparms_t;
/*
* Mode register
*/
#define M821_SMCMR_CLEN(x) ((x)<<11) /* Character length */
#define M821_SMCMR_2STOP (1<<10) /* 2 stop bits */
#define M821_SMCMR_PARITY (1<<9) /* Enable parity */
#define M821_SMCMR_EVEN (1<<8) /* Even parity */
#define M821_SMCMR_SM_GCI (0<<4) /* GCI Mode */
#define M821_SMCMR_SM_UART (2<<4) /* UART Mode */
#define M821_SMCMR_SM_TRANSPARENT (3<<4) /* Transparent Mode */
#define M821_SMCMR_DM_LOOPBACK (1<<2) /* Local loopback mode */
#define M821_SMCMR_DM_ECHO (2<<2) /* Echo mode */
#define M821_SMCMR_TEN (1<<1) /* Enable transmitter */
#define M821_SMCMR_REN (1<<0) /* Enable receiver */
/*
* Event and mask registers (SMCE, SMCM)
*/
#define M821_SMCE_BRKE (1<<6)
#define M821_SMCE_BRK (1<<4)
#define M821_SMCE_BSY (1<<2)
#define M821_SMCE_TX (1<<1)
#define M821_SMCE_RX (1<<0)
/*
*************************************************************************
* Serial Peripheral Interface *
*************************************************************************
*/
typedef struct m821SPIparms_ {
rtems_unsigned16 rbase;
rtems_unsigned16 tbase;
rtems_unsigned8 rfcr;
rtems_unsigned8 tfcr;
rtems_unsigned16 mrblr;
rtems_unsigned32 _rstate;
rtems_unsigned32 _pad0;
rtems_unsigned16 _rbptr;
rtems_unsigned16 _pad1;
rtems_unsigned32 _pad2;
rtems_unsigned32 _tstate;
rtems_unsigned32 _pad3;
rtems_unsigned16 _tbptr;
rtems_unsigned16 _pad4;
rtems_unsigned32 _pad5;
} m821SPIparms_t;
/*
* Mode register (SPMODE)
*/
#define M821_SPMODE_LOOP (1<<14) /* Local loopback mode */
#define M821_SPMODE_CI (1<<13) /* Clock invert */
#define M821_SPMODE_CP (1<<12) /* Clock phase */
#define M821_SPMODE_DIV16 (1<<11) /* Divide BRGCLK by 16 */
#define M821_SPMODE_REV (1<<10) /* Reverse data */
#define M821_SPMODE_MASTER (1<<9) /* SPI is master */
#define M821_SPMODE_EN (1<<8) /* Enable SPI */
#define M821_SPMODE_CLEN(x) ((x)<<4) /* Character length */
#define M821_SPMODE_PM(x) (x) /* Prescaler modulus */
/*
* Mode register (SPCOM)
*/
#define M821_SPCOM_STR (1<<7) /* Start transmit */
/*
* Event and mask registers (SPIE, SPIM)
*/
#define M821_SPIE_MME (1<<5) /* Multi-master error */
#define M821_SPIE_TXE (1<<4) /* Tx error */
#define M821_SPIE_BSY (1<<2) /* Busy condition*/
#define M821_SPIE_TXB (1<<1) /* Tx buffer */
#define M821_SPIE_RXB (1<<0) /* Rx buffer */
/*
*************************************************************************
* SDMA (SCC, SMC, SPI) Buffer Descriptors *
*************************************************************************
*/
typedef struct m821BufferDescriptor_ {
rtems_unsigned16 status;
rtems_unsigned16 length;
volatile void *buffer;
} m821BufferDescriptor_t;
/*
* Bits in receive buffer descriptor status word
*/
#define M821_BD_EMPTY (1<<15) /* Ethernet, SCC UART, SMC UART, SPI */
#define M821_BD_WRAP (1<<13) /* Ethernet, SCC UART, SMC UART, SPI */
#define M821_BD_INTERRUPT (1<<12) /* Ethernet, SCC UART, SMC UART, SPI */
#define M821_BD_LAST (1<<11) /* Ethernet, SPI */
#define M821_BD_CONTROL_CHAR (1<<11) /* SCC UART */
#define M821_BD_FIRST_IN_FRAME (1<<10) /* Ethernet */
#define M821_BD_ADDRESS (1<<10) /* SCC UART */
#define M821_BD_CONTINUOUS (1<<9) /* SCC UART, SMC UART, SPI */
#define M821_BD_MISS (1<<8) /* Ethernet */
#define M821_BD_IDLE (1<<8) /* SCC UART, SMC UART */
#define M821_BD_ADDRSS_MATCH (1<<7) /* SCC UART */
#define M821_BD_LONG (1<<5) /* Ethernet */
#define M821_BD_BREAK (1<<5) /* SCC UART, SMC UART */
#define M821_BD_NONALIGNED (1<<4) /* Ethernet */
#define M821_BD_FRAMING_ERROR (1<<4) /* SCC UART, SMC UART */
#define M821_BD_SHORT (1<<3) /* Ethernet */
#define M821_BD_PARITY_ERROR (1<<3) /* SCC UART, SMC UART */
#define M821_BD_CRC_ERROR (1<<2) /* Ethernet */
#define M821_BD_OVERRUN (1<<1) /* Ethernet, SCC UART, SMC UART, SPI */
#define M821_BD_COLLISION (1<<0) /* Ethernet */
#define M821_BD_CARRIER_LOST (1<<0) /* SCC UART, SMC UART */
#define M821_BD_MASTER_ERROR (1<<0) /* SPI */
/*
* Bits in transmit buffer descriptor status word
* Many bits have the same meaning as those in receiver buffer descriptors.
*/
#define M821_BD_READY (1<<15) /* Ethernet, SCC UART, SMC UART, SPI */
#define M821_BD_PAD (1<<14) /* Ethernet */
#define M821_BD_CTS_REPORT (1<<11) /* SCC UART */
#define M821_BD_TX_CRC (1<<10) /* Ethernet */
#define M821_BD_DEFER (1<<9) /* Ethernet */
#define M821_BD_HEARTBEAT (1<<8) /* Ethernet */
#define M821_BD_PREAMBLE (1<<8) /* SCC UART, SMC UART */
#define M821_BD_LATE_COLLISION (1<<7) /* Ethernet */
#define M821_BD_NO_STOP_BIT (1<<7) /* SCC UART */
#define M821_BD_RETRY_LIMIT (1<<6) /* Ethernet */
#define M821_BD_RETRY_COUNT(x) (((x)&0x3C)>>2) /* Ethernet */
#define M821_BD_UNDERRUN (1<<1) /* Ethernet, SPI */
#define M821_BD_CARRIER_LOST (1<<0) /* Ethernet */
#define M821_BD_CTS_LOST (1<<0) /* SCC UART */
/*
*************************************************************************
* IDMA Buffer Descriptors *
*************************************************************************
*/
typedef struct m821IDMABufferDescriptor_ {
rtems_unsigned16 status;
rtems_unsigned8 dfcr;
rtems_unsigned8 sfcr;
rtems_unsigned32 length;
void *source;
void *destination;
} m821IDMABufferDescriptor_t;
/*
*************************************************************************
* RISC Communication Processor Module Command Register (CR) *
*************************************************************************
*/
#define M821_CR_RST (1<<15) /* Reset communication processor */
#define M821_CR_OP_INIT_RX_TX (0<<8) /* SCC, SMC UART, SMC GCI, SPI */
#define M821_CR_OP_INIT_RX (1<<8) /* SCC, SMC UART, SPI */
#define M821_CR_OP_INIT_TX (2<<8) /* SCC, SMC UART, SPI */
#define M821_CR_OP_INIT_HUNT (3<<8) /* SCC, SMC UART */
#define M821_CR_OP_STOP_TX (4<<8) /* SCC, SMC UART */
#define M821_CR_OP_GR_STOP_TX (5<<8) /* SCC */
#define M821_CR_OP_INIT_IDMA (5<<8) /* IDMA */
#define M821_CR_OP_RESTART_TX (6<<8) /* SCC, SMC UART */
#define M821_CR_OP_CLOSE_RX_BD (7<<8) /* SCC, SMC UART, SPI */
#define M821_CR_OP_SET_GRP_ADDR (8<<8) /* SCC */
#define M821_CR_OP_SET_TIMER (8<<8) /* Timer */
#define M821_CR_OP_GCI_TIMEOUT (9<<8) /* SMC GCI */
#define M821_CR_OP_RESERT_BCS (10<<8) /* SCC */
#define M821_CR_OP_GCI_ABORT (10<<8) /* SMC GCI */
#define M821_CR_OP_STOP_IDMA (11<<8) /* IDMA */
#define M821_CR_OP_START_DSP (12<<8) /* DSP */
#define M821_CR_OP_INIT_DSP (13<<8) /* DSP */
#define M821_CR_CHAN_SCC1 (0<<4) /* Channel selection */
#define M821_CR_CHAN_I2C (1<<4)
#define M821_CR_CHAN_IDMA1 (1<<4)
#define M821_CR_CHAN_SCC2 (4<<4)
#define M821_CR_CHAN_SPI (5<<4)
#define M821_CR_CHAN_IDMA2 (5<<4)
#define M821_CR_CHAN_TIMER (5<<4)
#define M821_CR_CHAN_SCC3 (8<<4)
#define M821_CR_CHAN_SMC1 (9<<4)
#define M821_CR_CHAN_DSP1 (9<<4)
#define M821_CR_CHAN_SCC4 (12<<4)
#define M821_CR_CHAN_SMC2 (13<<4)
#define M821_CR_CHAN_DSP2 (13<<4)
#define M821_CR_FLG (1<<0) /* Command flag */
/*
*************************************************************************
* System Protection Control Register (SYPCR) *
*************************************************************************
*/
#define M821_SYPCR_SWTC(x) ((x)<<16) /* Software watchdog timer count */
#define M821_SYPCR_BMT(x) ((x)<<8) /* Bus monitor timing */
#define M821_SYPCR_BME (1<<7) /* Bus monitor enable */
#define M821_SYPCR_SWF (1<<3) /* Software watchdog freeze */
#define M821_SYPCR_SWE (1<<2) /* Software watchdog enable */
#define M821_SYPCR_SWRI (1<<1) /* Watchdog reset/interrupt sel. */
#define M821_SYPCR_SWP (1<<0) /* Software watchdog prescale */
/*
*************************************************************************
* Memory Control Registers *
*************************************************************************
*/
#define M821_UPM_AMX_8col (0<<20) /* 8 column DRAM */
#define M821_UPM_AMX_9col (1<<20) /* 9 column DRAM */
#define M821_UPM_AMX_10col (2<<20) /* 10 column DRAM */
#define M821_UPM_AMX_11col (3<<20) /* 11 column DRAM */
#define M821_UPM_AMX_12col (4<<20) /* 12 column DRAM */
#define M821_UPM_AMX_13col (5<<20) /* 13 column DRAM */
#define M821_MSR_PER(x) (0x100<<(7-x)) /* Perity error bank (x) */
#define M821_MSR_WPER (1<<7) /* Write protection error */
#define M821_MPTPR_PTP(x) ((x)<<8) /* Periodic timer prescaler */
#define M821_BR_BA(x) ((x)&0xffff8000) /* Base address */
#define M821_BR_AT(x) ((x)<<12) /* Address type */
#define M821_BR_PS8 (1<<10) /* 8 bit port */
#define M821_BR_PS16 (2<<10) /* 16 bit port */
#define M821_BR_PS32 (0<<10) /* 32 bit port */
#define M821_BR_PARE (1<<9) /* Parity checking enable */
#define M821_BR_WP (1<<8) /* Write protect */
#define M821_BR_MS_GPCM (0<<6) /* GPCM */
#define M821_BR_MS_UPMA (2<<6) /* UPM A */
#define M821_BR_MS_UPMB (3<<6) /* UPM B */
#define M821_MEMC_BR_V (1<<0) /* Base/Option register are valid */
#define M821_MEMC_OR_32K 0xffff8000 /* Address range */
#define M821_MEMC_OR_64K 0xffff0000
#define M821_MEMC_OR_128K 0xfffe0000
#define M821_MEMC_OR_256K 0xfffc0000
#define M821_MEMC_OR_512K 0xfff80000
#define M821_MEMC_OR_1M 0xfff00000
#define M821_MEMC_OR_2M 0xffe00000
#define M821_MEMC_OR_4M 0xffc00000
#define M821_MEMC_OR_8M 0xff800000
#define M821_MEMC_OR_16M 0xff000000
#define M821_MEMC_OR_32M 0xfe000000
#define M821_MEMC_OR_64M 0xfc000000
#define M821_MEMC_OR_128 0xf8000000
#define M821_MEMC_OR_256M 0xf0000000
#define M821_MEMC_OR_512M 0xe0000000
#define M821_MEMC_OR_1G 0xc0000000
#define M821_MEMC_OR_2G 0x80000000
#define M821_MEMC_OR_4G 0x00000000
#define M821_MEMC_OR_ATM(x) ((x)<<12) /* Address type mask */
#define M821_MEMC_OR_CSNT (1<<11) /* Chip select is negated early */
#define M821_MEMC_OR_SAM (1<<11) /* Address lines are multiplexed */
#define M821_MEMC_OR_ACS_NORM (0<<9) /* *CS asserted with addr lines */
#define M821_MEMC_OR_ACS_QRTR (2<<9) /* *CS asserted 1/4 after addr */
#define M821_MEMC_OR_ACS_HALF (3<<9) /* *CS asserted 1/2 after addr */
#define M821_MEMC_OR_BI (1<8) /* Burst inhibit */
#define M821_MEMC_OR_SCY(x) ((x)<<4) /* Cycle length in clocks */
#define M821_MEMC_OR_SETA (1<<3) /* *TA generated externally */
#define M821_MEMC_OR_TRLX (1<<2) /* Relaxed timing in GPCM */
#define M821_MEMC_OR_EHTR (1<<1) /* Extended hold time on reads */
/*
*************************************************************************
* UPM Registers (MxMR) *
*************************************************************************
*/
#define M821_MEMC_MMR_PTP(x) ((x)<<24) /* Periodic timer period */
#define M821_MEMC_MMR_PTE (1<<23) /* Periodic timer enable */
#define M821_MEMC_MMR_DSP(x) ((x)<<17) /* Disable timer period */
#define M821_MEMC_MMR_G0CL(x) ((x)<<13) /* General line 0 control */
#define M821_MEMC_MMR_UPWAIT (1<<12) /* GPL_x4 is UPWAITx */
#define M821_MEMC_MMR_RLF(x) ((x)<<8) /* Read loop field */
#define M821_MEMC_MMR_WLF(x) ((x)<<4) /* Write loop field */
#define M821_MEMC_MMR_TLF(x) ((x)<<0) /* Timer loop field */
/*
*************************************************************************
* Memory Command Register (MCR) *
*************************************************************************
*/
#define M821_MEMC_MCR_WRITE (0<<30) /* WRITE command */
#define M821_MEMC_MCR_READ (1<<30) /* READ command */
#define M821_MEMC_MCR_RUN (2<<30) /* RUN command */
#define M821_MEMC_MCR_UPMA (0<<23) /* Cmd is for UPMA */
#define M821_MEMC_MCR_UPMB (1<<23) /* Cmd is for UPMB */
#define M821_MEMC_MCR_MB(x) ((x)<<13) /* Memory bank when RUN cmd */
#define M821_MEMC_MCR_MCLF(x) ((x)<<8) /* Memory command loop field */
#define M821_MEMC_MCR_MAD(x) (x) /* Machine address */
/*
*************************************************************************
* SI Mode Register (SIMODE) *
*************************************************************************
*/
#define M821_SI_SMC2_BITS 0xFFFF0000 /* All SMC2 bits */
#define M821_SI_SMC2_TDM (1<<31) /* Multiplexed SMC2 */
#define M821_SI_SMC2_BRG1 (0<<28) /* SMC2 clock souce */
#define M821_SI_SMC2_BRG2 (1<<28)
#define M821_SI_SMC2_BRG3 (2<<28)
#define M821_SI_SMC2_BRG4 (3<<28)
#define M821_SI_SMC2_CLK5 (0<<28)
#define M821_SI_SMC2_CLK6 (1<<28)
#define M821_SI_SMC2_CLK7 (2<<28)
#define M821_SI_SMC2_CLK8 (3<<28)
#define M821_SI_SMC1_BITS 0x0000FFFF /* All SMC1 bits */
#define M821_SI_SMC1_TDM (1<<15) /* Multiplexed SMC1 */
#define M821_SI_SMC1_BRG1 (0<<12) /* SMC1 clock souce */
#define M821_SI_SMC1_BRG2 (1<<12)
#define M821_SI_SMC1_BRG3 (2<<12)
#define M821_SI_SMC1_BRG4 (3<<12)
#define M821_SI_SMC1_CLK1 (0<<12)
#define M821_SI_SMC1_CLK2 (1<<12)
#define M821_SI_SMC1_CLK3 (2<<12)
#define M821_SI_SMC1_CLK4 (3<<12)
/*
*************************************************************************
* SDMA Configuration Register (SDCR) *
*************************************************************************
*/
#define M821_SDCR_FREEZE (2<<13) /* Freeze on next bus cycle */
#define M821_SDCR_RAID_5 (1<<0) /* Normal arbitration ID */
/*
*************************************************************************
* SDMA Status Register (SDSR) *
*************************************************************************
*/
#define M821_SDSR_SBER (1<<7) /* SDMA Channel bus error */
#define M821_SDSR_DSP2 (1<<1) /* DSP Chain 2 interrupt */
#define M821_SDSR_DSP1 (1<<0) /* DSP Chain 1 interrupt */
/*
*************************************************************************
* Baud (sic) Rate Generators *
*************************************************************************
*/
#define M821_BRG_RST (1<<17) /* Reset generator */
#define M821_BRG_EN (1<<16) /* Enable generator */
#define M821_BRG_EXTC_BRGCLK (0<<14) /* Source is BRGCLK */
#define M821_BRG_EXTC_CLK2 (1<<14) /* Source is CLK2 pin */
#define M821_BRG_EXTC_CLK6 (2<<14) /* Source is CLK6 pin */
#define M821_BRG_ATB (1<<13) /* Autobaud */
#define M821_BRG_115200 (21<<1) /* Assume 40 MHz clock */
#define M821_BRG_57600 (32<<1)
#define M821_BRG_38400 (64<<1)
#define M821_BRG_19200 (129<<1)
#define M821_BRG_9600 (259<<1)
#define M821_BRG_4800 (520<<1)
#define M821_BRG_2400 (1040<<1)
#define M821_BRG_1200 (2082<<1)
#define M821_BRG_600 ((259<<1) | 1)
#define M821_BRG_300 ((520<<1) | 1)
#define M821_BRG_150 ((1040<<1) | 1)
#define M821_BRG_75 ((2080<<1) | 1)
#define M821_TGCR_CAS4 (1<<15) /* Cascade timers 3 and 4 */
#define M821_TGCR_CAS2 (1<<7) /* Cascade timers 1 and 2 */
#define M821_TGCR_FRZ1 (1<<2) /* Halt timer if FREEZE asserted */
#define M821_TGCR_FRZ2 (1<<6) /* Halt timer if FREEZE asserted */
#define M821_TGCR_FRZ3 (1<<10) /* Halt timer if FREEZE asserted */
#define M821_TGCR_FRZ4 (1<<14) /* Halt timer if FREEZE asserted */
#define M821_TGCR_STP1 (1<<1) /* Stop timer */
#define M821_TGCR_STP2 (1<<5) /* Stop timer */
#define M821_TGCR_STP3 (1<<9) /* Stop timer */
#define M821_TGCR_STP4 (1<<13) /* Stop timer */
#define M821_TGCR_RST1 (1<<0) /* Enable timer */
#define M821_TGCR_RST2 (1<<4) /* Enable timer */
#define M821_TGCR_RST3 (1<<8) /* Enable timer */
#define M821_TGCR_RST4 (1<<12) /* Enable timer */
#define M821_TGCR_GM1 (1<<3) /* Gate Mode 1 for TMR1 or TMR2 */
#define M821_TGCR_GM2 (1<<11) /* Gate Mode 2 for TMR3 or TMR4 */
#define M821_TMR_PS(x) ((x)<<8) /* Timer prescaler */
#define M821_TMR_CE_RISE (1<<6) /* Capture on rising edge */
#define M821_TMR_CE_FALL (2<<6) /* Capture on falling edge */
#define M821_TMR_CE_ANY (3<<6) /* Capture on any edge */
#define M821_TMR_OM_TOGGLE (1<<5) /* Toggle TOUTx pin */
#define M821_TMR_ORI (1<<4) /* Interrupt on reaching reference */
#define M821_TMR_RESTART (1<<3) /* Restart timer after reference */
#define M821_TMR_ICLK_INT (1<<1) /* Internal clock is timer source */
#define M821_TMR_ICLK_INT16 (2<<1) /* Internal clock/16 is tmr src */
#define M821_TMR_ICLK_TIN (3<<1) /* TIN pin is timer source */
#define M821_TMR_TGATE (1<<0) /* TGATE controls timer */
#define M821_PISCR_PIRQ(x) (1<<(15-x)) /* PIT interrupt level */
#define M821_PISCR_PS (1<<7) /* PIT Interrupt state */
#define M821_PISCR_PIE (1<<2) /* PIT interrupt enable */
#define M821_PISCR_PITF (1<<1) /* Stop timer when freeze asserted */
#define M821_PISCR_PTE (1<<0) /* PIT enable */
#define M821_TBSCR_TBIRQ(x) (1<<(15-x)) /* TB interrupt level */
#define M821_TBSCR_REFA (1<<7) /* TB matches TBREFF0 */
#define M821_TBSCR_REFB (1<<6) /* TB matches TBREFF1 */
#define M821_TBSCR_REFAE (1<<3) /* Enable ints for REFA */
#define M821_TBSCR_REFBE (1<<2) /* Enable ints for REFB */
#define M821_TBSCR_TBF (1<<1) /* TB stops on FREEZE */
#define M821_TBSCR_TBE (1<<0) /* enable TB and decrementer */
#define M821_SIMASK_IRM0 (1<<31)
#define M821_SIMASK_LVM0 (1<<30)
#define M821_SIMASK_IRM1 (1<<29)
#define M821_SIMASK_LVM1 (1<<28)
#define M821_SIMASK_IRM2 (1<<27)
#define M821_SIMASK_LVM2 (1<<26)
#define M821_SIMASK_IRM3 (1<<25)
#define M821_SIMASK_LVM3 (1<<24)
#define M821_SIMASK_IRM4 (1<<23)
#define M821_SIMASK_LVM4 (1<<22)
#define M821_SIMASK_IRM5 (1<<21)
#define M821_SIMASK_LVM5 (1<<20)
#define M821_SIMASK_IRM6 (1<<19)
#define M821_SIMASK_LVM6 (1<<18)
#define M821_SIMASK_IRM7 (1<<17)
#define M821_SIMASK_LVM7 (1<<16)
#define M821_SIUMCR_EARB (1<<31)
#define M821_SIUMCR_EARP0 (0<<28)
#define M821_SIUMCR_EARP1 (1<<28)
#define M821_SIUMCR_EARP2 (2<<28)
#define M821_SIUMCR_EARP3 (3<<28)
#define M821_SIUMCR_EARP4 (4<<28)
#define M821_SIUMCR_EARP5 (5<<28)
#define M821_SIUMCR_EARP6 (6<<28)
#define M821_SIUMCR_EARP7 (7<<28)
#define M821_SIUMCR_DSHW (1<<23)
#define M821_SIUMCR_DBGC0 (0<<21)
#define M821_SIUMCR_DBGC1 (1<<21)
#define M821_SIUMCR_DBGC2 (2<<21)
#define M821_SIUMCR_DBGC3 (3<<21)
#define M821_SIUMCR_DBPC0 (0<<19)
#define M821_SIUMCR_DBPC1 (1<<19)
#define M821_SIUMCR_DBPC2 (2<<19)
#define M821_SIUMCR_DBPC3 (3<<19)
#define M821_SIUMCR_FRC (1<<17)
#define M821_SIUMCR_DLK (1<<16)
#define M821_SIUMCR_PNCS (1<<15)
#define M821_SIUMCR_OPAR (1<<14)
#define M821_SIUMCR_DPC (1<<13)
#define M821_SIUMCR_MPRE (1<<12)
#define M821_SIUMCR_MLRC0 (0<<10)
#define M821_SIUMCR_MLRC1 (1<<10)
#define M821_SIUMCR_MLRC2 (2<<10)
#define M821_SIUMCR_MLRC3 (3<<10)
#define M821_SIUMCR_AEME (1<<9)
#define M821_SIUMCR_SEME (1<<8)
#define M821_SIUMCR_BSC (1<<7)
#define M821_SIUMCR_GB5E (1<<6)
#define M821_SIUMCR_B2DD (1<<5)
#define M821_SIUMCR_B3DD (1<<4)
/*
*************************************************************************
* MPC821 DUAL-PORT RAM AND REGISTERS *
*************************************************************************
*/
typedef struct m821_ {
/*
* SIU Block
*/
rtems_unsigned32 siumcr;
rtems_unsigned32 sypcr;
rtems_unsigned32 _pad70;
rtems_unsigned16 _pad0;
rtems_unsigned16 swsr;
rtems_unsigned32 sipend;
rtems_unsigned32 simask;
rtems_unsigned32 siel;
rtems_unsigned32 sivec;
rtems_unsigned32 tesr;
rtems_unsigned32 _pad1[3];
rtems_unsigned32 sdcr;
rtems_unsigned8 _pad2[0x80-0x34];
/*
* PCMCIA Block
*/
rtems_unsigned32 pbr0;
rtems_unsigned32 por0;
rtems_unsigned32 pbr1;
rtems_unsigned32 por1;
rtems_unsigned32 pbr2;
rtems_unsigned32 por2;
rtems_unsigned32 pbr3;
rtems_unsigned32 por3;
rtems_unsigned32 pbr4;
rtems_unsigned32 por4;
rtems_unsigned32 pbr5;
rtems_unsigned32 por5;
rtems_unsigned32 pbr6;
rtems_unsigned32 por6;
rtems_unsigned32 pbr7;
rtems_unsigned32 por7;
rtems_unsigned8 _pad3[0xe0-0xc0];
rtems_unsigned32 pgcra;
rtems_unsigned32 pgcrb;
rtems_unsigned32 pscr;
rtems_unsigned32 _pad4;
rtems_unsigned32 pipr;
rtems_unsigned32 _pad5;
rtems_unsigned32 per;
rtems_unsigned32 _pad6;
/*
* MEMC Block
*/
m821MEMCRegisters_t memc[8];
rtems_unsigned8 _pad7[0x164-0x140];
rtems_unsigned32 mar;
rtems_unsigned32 mcr;
rtems_unsigned32 _pad8;
rtems_unsigned32 mamr;
rtems_unsigned32 mbmr;
rtems_unsigned16 mstat;
rtems_unsigned16 mptpr;
rtems_unsigned32 mdr;
rtems_unsigned8 _pad9[0x200-0x180];
/*
* System integration timers
*/
rtems_unsigned16 tbscr;
rtems_unsigned16 _pad10;
rtems_unsigned32 tbreff0;
rtems_unsigned32 tbreff1;
rtems_unsigned8 _pad11[0x220-0x20c];
rtems_unsigned16 rtcsc;
rtems_unsigned16 _pad12;
rtems_unsigned32 rtc;
rtems_unsigned32 rtsec;
rtems_unsigned32 rtcal;
rtems_unsigned32 _pad13[4];
rtems_unsigned16 piscr;
rtems_unsigned16 _pad14;
rtems_unsigned16 pitc;
rtems_unsigned16 _pad_14_1;
rtems_unsigned16 pitr;
rtems_unsigned16 _pad_14_2;
rtems_unsigned8 _pad15[0x280-0x24c];
/*
* Clocks and Reset
*/
rtems_unsigned32 sccr;
rtems_unsigned32 plprcr;
rtems_unsigned32 rsr;
rtems_unsigned8 _pad16[0x300-0x28c];
/*
* System integration timers keys
*/
rtems_unsigned32 tbscrk;
rtems_unsigned32 tbreff0k;
rtems_unsigned32 tbreff1k;
rtems_unsigned32 tbk;
rtems_unsigned32 _pad17[4];
rtems_unsigned32 rtcsk;
rtems_unsigned32 rtck;
rtems_unsigned32 rtseck;
rtems_unsigned32 rtcalk;
rtems_unsigned32 _pad18[4];
rtems_unsigned32 piscrk;
rtems_unsigned32 pitck;
rtems_unsigned8 _pad19[0x380-0x348];
/*
* Clocks and Reset Keys
*/
rtems_unsigned32 sccrk;
rtems_unsigned32 plprck;
rtems_unsigned32 rsrk;
rtems_unsigned8 _pad20[0x400-0x38c];
rtems_unsigned8 _pad21[0x800-0x400];
rtems_unsigned8 _pad22[0x860-0x800];
/*
* I2C
*/
rtems_unsigned8 i2mod;
rtems_unsigned8 _pad23[3];
rtems_unsigned8 i2add;
rtems_unsigned8 _pad24[3];
rtems_unsigned8 i2brg;
rtems_unsigned8 _pad25[3];
rtems_unsigned8 i2com;
rtems_unsigned8 _pad26[3];
rtems_unsigned8 i2cer;
rtems_unsigned8 _pad27[3];
rtems_unsigned8 i2cmr;
rtems_unsigned8 _pad28[0x900-0x875];
/*
* DMA Block
*/
rtems_unsigned32 _pad29;
rtems_unsigned32 sdar;
rtems_unsigned8 sdsr;
rtems_unsigned8 _pad30[3];
rtems_unsigned8 sdmr;
rtems_unsigned8 _pad31[3];
rtems_unsigned8 idsr1;
rtems_unsigned8 _pad32[3];
rtems_unsigned8 idmr1;
rtems_unsigned8 _pad33[3];
rtems_unsigned8 idsr2;
rtems_unsigned8 _pad34[3];
rtems_unsigned8 idmr2;
rtems_unsigned8 _pad35[0x930-0x91d];
/*
* CPM Interrupt Control Block
*/
rtems_unsigned16 civr;
rtems_unsigned8 _pad36[14];
rtems_unsigned32 cicr;
rtems_unsigned32 cipr;
rtems_unsigned32 cimr;
rtems_unsigned32 cisr;
/*
* I/O Port Block
*/
rtems_unsigned16 padir;
rtems_unsigned16 papar;
rtems_unsigned16 paodr;
rtems_unsigned16 padat;
rtems_unsigned8 _pad37[8];
rtems_unsigned16 pcdir;
rtems_unsigned16 pcpar;
rtems_unsigned16 pcso;
rtems_unsigned16 pcdat;
rtems_unsigned16 pcint;
rtems_unsigned8 _pad39[6];
rtems_unsigned16 pddir;
rtems_unsigned16 pdpar;
rtems_unsigned16 _pad40;
rtems_unsigned16 pddat;
rtems_unsigned8 _pad41[8];
/*
* CPM Timers Block
*/
rtems_unsigned16 tgcr;
rtems_unsigned8 _pad42[14];
rtems_unsigned16 tmr1;
rtems_unsigned16 tmr2;
rtems_unsigned16 trr1;
rtems_unsigned16 trr2;
rtems_unsigned16 tcr1;
rtems_unsigned16 tcr2;
rtems_unsigned16 tcn1;
rtems_unsigned16 tcn2;
rtems_unsigned16 tmr3;
rtems_unsigned16 tmr4;
rtems_unsigned16 trr3;
rtems_unsigned16 trr4;
rtems_unsigned16 tcr3;
rtems_unsigned16 tcr4;
rtems_unsigned16 tcn3;
rtems_unsigned16 tcn4;
rtems_unsigned16 ter1;
rtems_unsigned16 ter2;
rtems_unsigned16 ter3;
rtems_unsigned16 ter4;
rtems_unsigned8 _pad43[8];
/*
* CPM Block
*/
rtems_unsigned16 cpcr;
rtems_unsigned16 _pad44;
rtems_unsigned16 rccr;
rtems_unsigned8 _pad45;
rtems_unsigned8 rmds;
rtems_unsigned32 rmdr;
rtems_unsigned16 rctr1;
rtems_unsigned16 rctr2;
rtems_unsigned16 rctr3;
rtems_unsigned16 rctr4;
rtems_unsigned16 _pad46;
rtems_unsigned16 rter;
rtems_unsigned16 _pad47;
rtems_unsigned16 rtmr;
rtems_unsigned8 _pad48[0x9f0-0x9dc];
/*
* BRG Block
*/
rtems_unsigned32 brgc1;
rtems_unsigned32 brgc2;
rtems_unsigned32 brgc3;
rtems_unsigned32 brgc4;
/*
* SCC Block
*/
m821SCCRegisters_t scc1;
m821SCCRegisters_t scc2;
rtems_unsigned8 _pad72[0xa80-0xa40];
/*
* SMC Block
*/
m821SMCRegisters_t smc1;
m821SMCRegisters_t smc2;
/*
* SPI Block
*/
rtems_unsigned16 spmode;
rtems_unsigned16 _pad49[2];
rtems_unsigned8 spie;
rtems_unsigned8 _pad50;
rtems_unsigned16 _pad51;
rtems_unsigned8 spim;
rtems_unsigned8 _pad52[2];
rtems_unsigned8 spcom;
rtems_unsigned16 _pad53[2];
/*
* PIP Block
*/
rtems_unsigned16 pipc;
rtems_unsigned16 _pad54;
rtems_unsigned16 ptpr;
rtems_unsigned32 pbdir;
rtems_unsigned32 pbpar;
rtems_unsigned16 _pad55;
rtems_unsigned16 pbodr;
rtems_unsigned32 pbdat;
rtems_unsigned32 _pad56[6];
/*
* SI Block
*/
rtems_unsigned32 simode;
rtems_unsigned8 sigmr;
rtems_unsigned8 _pad57;
rtems_unsigned8 sistr;
rtems_unsigned8 sicmr;
rtems_unsigned32 _pad58;
rtems_unsigned32 sicr;
rtems_unsigned16 sirp[2];
rtems_unsigned32 _pad59[3];
rtems_unsigned8 _pad60[0xc00-0xb00];
rtems_unsigned8 siram[512];
rtems_unsigned8 lcdram[512];
rtems_unsigned8 _pad62[0x2000-0x1000];
/*
* Dual-port RAM
*/
rtems_unsigned8 dpram0[0x200]; /* BD/DATA/UCODE */
rtems_unsigned8 dpram1[0x200]; /* BD/DATA/UCODE */
rtems_unsigned8 dpram2[0x400]; /* BD/DATA/UCODE */
rtems_unsigned8 dpram3[0x600]; /* BD/DATA*/
rtems_unsigned8 dpram4[0x200]; /* BD/DATA/UCODE */
rtems_unsigned8 _pad63[0x3c00-0x3000];
/* When using SCC1 for ethernet, we lose the use of I2C since
* their parameters would overlap. Motorola has a microcode
* patch to move parameters around so that both can be used
* together. It is available on their web site somewhere
* under http://www.mot.com/mpc821. If ethernet is used on
* one (or more) of the other SCCs, then other CPM features
* will be unavailable:
* SCC2 -> lose SPI
* However, Ethernet only works on SCC1 on the 821.
*/
m821SCCENparms_t scc1p;
rtems_unsigned8 _rsv1[0xCB0-0xC00-sizeof(m821SCCENparms_t)];
m821MiscParms_t miscp;
rtems_unsigned8 _rsv2[0xcc0-0xCB0-sizeof(m821MiscParms_t)];
m821IDMAparms_t idma1p;
rtems_unsigned8 _rsv3[0xd00-0xcc0-sizeof(m821IDMAparms_t)];
m821SCCparms_t scc2p;
rtems_unsigned8 _rsv4[0xD80-0xD00-sizeof(m821SCCparms_t)];
m821SPIparms_t spip;
rtems_unsigned8 _rsv5[0xDB0-0xD80-sizeof(m821SPIparms_t)];
m821TimerParms_t tmp;
rtems_unsigned8 _rsv6[0xDC0-0xDB0-sizeof(m821TimerParms_t)];
m821IDMAparms_t idma2p;
rtems_unsigned8 _rsv7[0xE00-0xDC0-sizeof(m821IDMAparms_t)];
m821SCCparms_t scc3p; /* Not used */
rtems_unsigned8 _rsv8[0xE80-0xE00-sizeof(m821SCCparms_t)];
m821SMCparms_t smc1p;
rtems_unsigned8 _rsv9[0xEC0-0xE80-sizeof(m821SMCparms_t)];
m821DSPparms_t dsp1p;
rtems_unsigned8 _rsv10[0xF00-0xEC0-sizeof(m821DSPparms_t)];
m821SCCparms_t scc4p; /* Not used */
rtems_unsigned8 _rsv11[0xF80-0xF00-sizeof(m821SCCparms_t)];
m821SMCparms_t smc2p;
rtems_unsigned8 _rsv12[0xFC0-0xF80-sizeof(m821SMCparms_t)];
m821DSPparms_t dsp2p;
rtems_unsigned8 _rsv13[0x1000-0xFC0-sizeof(m821DSPparms_t)];
} m821_t;
extern volatile m821_t m821;
#endif /* ASM */
#endif /* __MPC821_h */
|