blob: 8ee52c63ed02f8beb66bcdfd6ed663fdcb34cb41 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/*
* COPYRIGHT (c) 1989-2013.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bsp.h>
#include <bsp/irq.h>
#include <bspopts.h>
/* XXX convert to macros? Move to score/cpu? */
void mips_set_timer(uint32_t timer_clock_interval);
uint32_t mips_get_timer(void);
/* XXX move to BSP.h or irq.h?? */
#define EXT_INT5 0x8000 /* external interrupt 5 */
#define CLOCK_VECTOR_MASK EXT_INT5
#define CLOCK_VECTOR (MIPS_INTERRUPT_BASE+0x7)
extern uint32_t bsp_clicks_per_microsecond;
static uint32_t mips_timer_rate = 0;
/* refresh the internal CPU timer */
#define Clock_driver_support_at_tick() \
mips_set_timer( mips_timer_rate );
#define Clock_driver_support_install_isr( _new, _old ) \
do { \
rtems_interrupt_handler_install(CLOCK_VECTOR, \
"PIT clock",0, _new, NULL); \
} while(0)
#define Clock_driver_support_initialize_hardware() \
do { \
mips_timer_rate = rtems_configuration_get_microseconds_per_tick() * \
bsp_clicks_per_microsecond; \
mips_set_timer( mips_timer_rate ); \
printk("Clock_mask: %x\n", CLOCK_VECTOR_MASK ); \
mips_enable_in_interrupt_mask(CLOCK_VECTOR_MASK); \
} while(0)
static uint32_t bsp_clock_nanoseconds_since_last_tick(void)
{
return 0;
}
#define Clock_driver_nanoseconds_since_last_tick \
bsp_clock_nanoseconds_since_last_tick
#define Clock_driver_support_shutdown_hardware() \
do { \
mips_disable_in_interrupt_mask(CLOCK_VECTOR_MASK); \
} while (0)
#include "../../../shared/clockdrv_shell.h"
|
