1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
|
/* entry.s
*
* This file contains the entry point for the application.
* The name of this entry point is compiler dependent.
* It jumps to the BSP which is responsible for performing
* all initialization.
*
* COPYRIGHT (c) 1989, 1990, 1991, 1992, 1993, 1994.
* On-Line Applications Research Corporation (OAR).
* All rights assigned to U.S. Government, 1994.
*
* This material may be reproduced by or for the U.S. Government pursuant
* to the copyright license under the clause at DFARS 252.227-7013. This
* notice must appear in all copies of this file and its derivatives.
*
* Based on the `gen68302' board support package, and covered by the
* original distribution terms.
*
* W. Eric Norum
* Saskatchewan Accelerator Laboratory
* University of Saskatchewan
* Saskatoon, Saskatchewan, CANADA
* eric@skatter.usask.ca
*
* $Id$
*/
#include "asm.h"
BEGIN_CODE
/*
* Step 1: Decide on Reset Stack Pointer and Initial Program Counter
*/
Entry:
.long SYM(m360)+1024 | 0: Initial SSP
.long start | 1: Initial PC
.long uhoh | 2: Bus error
.long uhoh | 3: Address error
.long uhoh | 4: Illegal instruction
.long uhoh | 5: Zero division
.long uhoh | 6: CHK, CHK2 instruction
.long uhoh | 7: TRAPcc, TRAPV instructions
.long uhoh | 8: Privilege violation
.long uhoh | 9: Trace
.long uhoh | 10: Line 1010 emulator
.long uhoh | 11: Line 1111 emulator
.long uhoh | 12: Hardware breakpoint
.long uhoh | 13: Reserved for coprocessor violation
.long uhoh | 14: Format error
.long uhoh | 15: Uninitialized interrupt
.long uhoh | 16: Unassigned, reserved
.long uhoh | 17:
.long uhoh | 18:
.long uhoh | 19:
.long uhoh | 20:
.long uhoh | 21:
.long uhoh | 22:
.long uhoh | 23:
.long uhoh | 24: Spurious interrupt
.long uhoh | 25: Level 1 interrupt autovector
.long uhoh | 26: Level 2 interrupt autovector
.long uhoh | 27: Level 3 interrupt autovector
.long uhoh | 28: Level 4 interrupt autovector
.long uhoh | 29: Level 5 interrupt autovector
.long uhoh | 30: Level 6 interrupt autovector
.long uhoh | 31: Level 7 interrupt autovector
.long uhoh | 32: Trap instruction (0-15)
.long uhoh | 33:
.long uhoh | 34:
.long uhoh | 35:
.long uhoh | 36:
.long uhoh | 37:
.long uhoh | 38:
.long uhoh | 39:
.long uhoh | 40:
.long uhoh | 41:
.long uhoh | 42:
.long uhoh | 43:
.long uhoh | 44:
.long uhoh | 45:
.long uhoh | 46:
.long uhoh | 47:
.long uhoh | 48: Reserved for coprocessor
.long uhoh | 49:
.long uhoh | 50:
.long uhoh | 51:
.long uhoh | 52:
.long uhoh | 53:
.long uhoh | 54:
.long uhoh | 55:
.long uhoh | 56:
.long uhoh | 57:
.long uhoh | 58:
.long uhoh | 59: Unassigned, reserved
.long uhoh | 60:
.long uhoh | 61:
.long uhoh | 62:
.long uhoh | 63:
.long uhoh | 64: User defined vectors (192)
.long uhoh | 65:
.long uhoh | 66:
.long uhoh | 67:
.long uhoh | 68:
.long uhoh | 69:
.long uhoh | 70:
.long uhoh | 71:
.long uhoh | 72:
.long uhoh | 73:
.long uhoh | 74:
.long uhoh | 75:
.long uhoh | 76:
.long uhoh | 77:
.long uhoh | 78:
.long uhoh | 79:
.long uhoh | 80:
.long uhoh | 81:
.long uhoh | 82:
.long uhoh | 83:
.long uhoh | 84:
.long uhoh | 85:
.long uhoh | 86:
.long uhoh | 87:
.long uhoh | 88:
.long uhoh | 89:
.long uhoh | 90:
.long uhoh | 91:
.long uhoh | 92:
.long uhoh | 93:
.long uhoh | 94:
.long uhoh | 95:
.long uhoh | 96:
.long uhoh | 97:
.long uhoh | 98:
.long uhoh | 99:
.long uhoh | 100:
.long uhoh | 101:
.long uhoh | 102:
.long uhoh | 103:
.long uhoh | 104:
.long uhoh | 105:
.long uhoh | 106:
.long uhoh | 107:
.long uhoh | 108:
.long uhoh | 109:
.long uhoh | 110:
.long uhoh | 111:
.long uhoh | 112:
.long uhoh | 113:
.long uhoh | 114:
.long uhoh | 115:
.long uhoh | 116:
.long uhoh | 117:
.long uhoh | 118:
.long uhoh | 119:
.long uhoh | 120:
.long uhoh | 121:
.long uhoh | 122:
.long uhoh | 123:
.long uhoh | 124:
.long uhoh | 125:
.long uhoh | 126:
.long uhoh | 127:
.long uhoh | 128:
.long uhoh | 129:
.long uhoh | 130:
.long uhoh | 131:
.long uhoh | 132:
.long uhoh | 133:
.long uhoh | 134:
.long uhoh | 135:
.long uhoh | 136:
.long uhoh | 137:
.long uhoh | 138:
.long uhoh | 139:
.long uhoh | 140:
.long uhoh | 141:
.long uhoh | 142:
.long uhoh | 143:
.long uhoh | 144:
.long uhoh | 145:
.long uhoh | 146:
.long uhoh | 147:
.long uhoh | 148:
.long uhoh | 149:
.long uhoh | 150:
.long uhoh | 151:
.long uhoh | 152:
.long uhoh | 153:
.long uhoh | 154:
.long uhoh | 155:
.long uhoh | 156:
.long uhoh | 157:
.long uhoh | 158:
.long uhoh | 159:
.long uhoh | 160:
.long uhoh | 161:
.long uhoh | 162:
.long uhoh | 163:
.long uhoh | 164:
.long uhoh | 165:
.long uhoh | 166:
.long uhoh | 167:
.long uhoh | 168:
.long uhoh | 169:
.long uhoh | 170:
.long uhoh | 171:
.long uhoh | 172:
.long uhoh | 173:
.long uhoh | 174:
.long uhoh | 175:
.long uhoh | 176:
.long uhoh | 177:
.long uhoh | 178:
.long uhoh | 179:
.long uhoh | 180:
.long uhoh | 181:
.long uhoh | 182:
.long uhoh | 183:
.long uhoh | 184:
.long uhoh | 185:
.long uhoh | 186:
.long uhoh | 187:
.long uhoh | 188:
.long uhoh | 189:
.long uhoh | 190:
.long uhoh | 191:
.long uhoh | 192:
.long uhoh | 193:
.long uhoh | 194:
.long uhoh | 195:
.long uhoh | 196:
.long uhoh | 197:
.long uhoh | 198:
.long uhoh | 199:
.long uhoh | 200:
.long uhoh | 201:
.long uhoh | 202:
.long uhoh | 203:
.long uhoh | 204:
.long uhoh | 205:
.long uhoh | 206:
.long uhoh | 207:
.long uhoh | 208:
.long uhoh | 209:
.long uhoh | 210:
.long uhoh | 211:
.long uhoh | 212:
.long uhoh | 213:
.long uhoh | 214:
.long uhoh | 215:
.long uhoh | 216:
.long uhoh | 217:
.long uhoh | 218:
.long uhoh | 219:
.long uhoh | 220:
.long uhoh | 221:
.long uhoh | 222:
.long uhoh | 223:
.long uhoh | 224:
.long uhoh | 225:
.long uhoh | 226:
.long uhoh | 227:
.long uhoh | 228:
.long uhoh | 229:
.long uhoh | 230:
.long uhoh | 231:
.long uhoh | 232:
.long uhoh | 233:
.long uhoh | 234:
.long uhoh | 235:
.long uhoh | 236:
.long uhoh | 237:
.long uhoh | 238:
.long uhoh | 239:
.long uhoh | 240:
.long uhoh | 241:
.long uhoh | 242:
.long uhoh | 243:
.long uhoh | 244:
.long uhoh | 245:
.long uhoh | 246:
.long uhoh | 247:
.long uhoh | 248:
.long uhoh | 249:
.long uhoh | 250:
.long uhoh | 251:
.long uhoh | 252:
.long uhoh | 253:
.long uhoh | 254:
.long uhoh | 255:
/*
* Default trap handler
* With an oscilloscope you can see AS* stop
*/
uhoh: nop | Leave spot for breakpoint
stop #0x2700 | Stop with interrupts disabled
bra.b uhoh | Stuck forever
/*
* Place the low-order 3 octets of the board's
* ethernet address at a `well-known' location.
*/
.align 2
| .long ETHERNET_ADDRESS | 08: Low-order 3 octets
/*
* Initial PC
*/
start:
/*
* Step 2: Stay in Supervisor Mode
* (i.e. just do nothing for this step)
*/
/*
* Step 3: Write the VBR
*/
lea Entry,a0 | Get base of vector table
movec a0,VBR | Set up the VBR
/*
* Step 4: Write the MBAR
*/
movec DFC,d1 | Save destination register
moveq #7,d0 | CPU-space funcction code
movec d0,DFC | Set destination function code register
movel #SYM(m360)+0x101,d0 | MBAR value (mask CPU space accesses)
movesl d0,0x3FF00 | Set MBAR
movec d1,DFC | Restore destination register
/*
* Step 5: Verify a dual-port RAM location
*/
lea SYM(m360),a0 | Point a0 to first DPRAM location
moveb #0x33,d0 | Set the test value
moveb d0,a0@ | Set the memory location
cmpb a0@,d0 | Does it read back?
bne uhoh | If not, bad news!
notb d0 | Flip bits
moveb d0,a0@ | Set the memory location
cmpb a0@,d0 | Does it read back?
bne uhoh | If not, bad news!
/*
* Remaining steps are handled by C code
*/
jmp SYM(_Init68360) | Start C code (which never returns)
/*
* Clear BSS, set up real stack, initialize heap, start C program
* Assume that BSS size is a multiple of 4.
* FIXME: The zero-loop should be changed to put the CPU into loop-mode.
* FIXME: PROM-based systems will have to copy data segment to RAM here
*/
PUBLIC (_ClearBSSAndStart)
SYM(_ClearBSSAndStart):
movel #clear_start,a0
movel #clear_end,a1
clrl d0
brab ZEROLOOPTEST
ZEROLOOP:
movel d0,a0@+
ZEROLOOPTEST:
cmpl a1,a0
bcsb ZEROLOOP
movel #stack_init,a7 | set master stack pointer
movel d0,a7@- | environp
movel d0,a7@- | argv
movel d0,a7@- | argc
jsr SYM(main) | Call C main
| Should this just force a reset?
mainDone: nop | Leave spot for breakpoint
stop #0x2700 | Stop with interrupts disabled
bra.b mainDone | Stuck forever
.align 2
PUBLIC (_HeapSize)
SYM (_HeapSize):
.long HeapSize
PUBLIC (_StackSize)
SYM (_StackSize):
.long StackSize
END_CODE
BEGIN_BSS
.align 2
PUBLIC (environ)
SYM (environ):
.long 0
END
|