blob: 2cd542ccdafcbb69a96fe3bb407c7be13e28d04e (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/*
* Copyright (c) 2012 Sebastian Huber. All rights reserved.
*
* embedded brains GmbH
* Obere Lagerstr. 30
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*/
#include <bsp/io.h>
#include <bsp.h>
const stm32f4_gpio_config stm32f4_start_config_gpio [] = {
#ifdef STM32F4_ENABLE_USART_1
STM32F4_PIN_USART1_TX_PA9,
STM32F4_PIN_USART1_RX_PA10,
#endif
#ifdef STM32F4_ENABLE_USART_2
STM32F4_PIN_USART2_TX_PA2,
STM32F4_PIN_USART2_RX_PA3,
#endif
#ifdef STM32F4_ENABLE_USART_3
STM32F4_PIN_USART3_TX_PD8,
STM32F4_PIN_USART3_RX_PD9,
#endif
#ifdef STM32F4_ENABLE_UART_4
STM32F4_PIN_UART4_TX_PA0,
STM32F4_PIN_UART4_RX_PA1,
#endif
#ifdef STM32F4_ENABLE_UART_5
STM32F4_PIN_UART5_TX_PC12,
STM32F4_PIN_UART5_RX_PD2,
#endif
#ifdef STM32F4_ENABLE_USART_6
STM32F4_PIN_USART6_TX_PC6,
STM32F4_PIN_USART6_RX_PC7,
#endif
STM32F4_GPIO_CONFIG_TERMINAL
};
|
