blob: a756c9ab22d99b949add36411da5a7efec39dbf6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*
* Copyright (c) 2013 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <info@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bsp/arm-pl111-fb.h>
#include <bsp.h>
static void fb_set_up(const pl111_fb_config *cfg)
{
/* TODO */
}
static void fb_pins_set_up(const pl111_fb_config *cfg)
{
/* TODO */
}
static void fb_pins_tear_down(const pl111_fb_config *cfg)
{
/* TODO */
}
static void fb_tear_down(const pl111_fb_config *cfg)
{
/* TODO */
}
static const pl111_fb_config fb_config = {
.regs = (volatile pl111 *) 0x10020000,
/*
* Values obtained from "RealView Platform Baseboard Explore for Cortex-A9
* User Guide" section 4.6.1 "Display resolutions and display memory
* organization".
*/
.timing0 = 0x3f1f3f9c,
.timing1 = 0x090b61df,
.timing2 = 0x067f1800,
.timing3 = 0x0,
.control = PL111_LCD_CONTROL_LCD_TFT
| PL111_LCD_CONTROL_LCD_BPP(PL111_LCD_CONTROL_LCD_BPP_16)
| PL111_LCD_CONTROL_BGR,
.power_delay_in_us = 100000,
.set_up = fb_set_up,
.pins_set_up = fb_pins_set_up,
.pins_tear_down = fb_pins_tear_down,
.tear_down = fb_tear_down
};
const pl111_fb_config *arm_pl111_fb_get_config(void)
{
return &fb_config;
}
|
