1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
/*---------------------------------------------------------------------------------
$Id$
Copyright (C) 2005
Jason Rogers (dovoto)
Dave Murphy (WinterMute)
This software is provided 'as-is', without any express or implied
warranty. In no event will the authors be held liable for any
damages arising from the use of this software.
Permission is granted to anyone to use this software for any
purpose, including commercial applications, and to alter it and
redistribute it freely, subject to the following restrictions:
1. The origin of this software must not be misrepresented; you
must not claim that you wrote the original software. If you use
this software in a product, an acknowledgment in the product
documentation would be appreciated but is not required.
2. Altered source versions must be plainly marked as such, and
must not be misrepresented as being the original software.
3. This notice may not be removed or altered from any source
distribution.
---------------------------------------------------------------------------------*/
#ifndef NDS_DMA_INCLUDE
#define NDS_DMA_INCLUDE
#define DMA0_SRC (*(vuint32*)0x040000B0)
#define DMA0_DEST (*(vuint32*)0x040000B4)
#define DMA0_CR (*(vuint32*)0x040000B8)
#define DMA1_SRC (*(vuint32*)0x040000BC)
#define DMA1_DEST (*(vuint32*)0x040000C0)
#define DMA1_CR (*(vuint32*)0x040000C4)
#define DMA2_SRC (*(vuint32*)0x040000C8)
#define DMA2_DEST (*(vuint32*)0x040000CC)
#define DMA2_CR (*(vuint32*)0x040000D0)
#define DMA3_SRC (*(vuint32*)0x040000D4)
#define DMA3_DEST (*(vuint32*)0x040000D8)
#define DMA3_CR (*(vuint32*)0x040000DC)
#define DMA_SRC(n) (*(vuint32*)(0x040000B0+(n*12)))
#define DMA_DEST(n) (*(vuint32*)(0x040000B4+(n*12)))
#define DMA_CR(n) (*(vuint32*)(0x040000B8+(n*12)))
// DMA control register contents
// The defaults are 16-bit, increment source/dest addresses, no irq
#define DMA_ENABLE BIT(31)
#define DMA_BUSY BIT(31)
#define DMA_IRQ_REQ BIT(30)
#define DMA_START_NOW 0
#define DMA_START_CARD (5<<27)
#ifdef ARM7
#define DMA_START_VBL BIT(27)
#endif
#ifdef ARM9
#define DMA_START_HBL BIT(28)
#define DMA_START_VBL BIT(27)
#define DMA_START_FIFO (7<<27)
#define DMA_DISP_FIFO (4<<27)
#endif
#define DMA_16_BIT 0
#define DMA_32_BIT BIT(26)
#define DMA_REPEAT BIT(25)
#define DMA_SRC_INC (0)
#define DMA_SRC_DEC BIT(23)
#define DMA_SRC_FIX BIT(24)
#define DMA_DST_INC (0)
#define DMA_DST_DEC BIT(21)
#define DMA_DST_FIX BIT(22)
#define DMA_DST_RESET (3<<21)
#define DMA_COPY_WORDS (DMA_ENABLE | DMA_32_BIT | DMA_START_NOW)
#define DMA_COPY_HALFWORDS (DMA_ENABLE | DMA_16_BIT | DMA_START_NOW)
#define DMA_FIFO (DMA_ENABLE | DMA_32_BIT | DMA_DST_FIX | DMA_START_FIFO)
static inline void dmaCopyWords(uint8 channel, const void* src, void* dest, uint32 size) {
DMA_SRC(channel) = (uint32)src;
DMA_DEST(channel) = (uint32)dest;
DMA_CR(channel) = DMA_COPY_WORDS | (size>>2);
while(DMA_CR(channel) & DMA_BUSY);
}
static inline void dmaCopyHalfWords(uint8 channel, const void* src, void* dest, uint32 size) {
DMA_SRC(channel) = (uint32)src;
DMA_DEST(channel) = (uint32)dest;
DMA_CR(channel) = DMA_COPY_HALFWORDS | (size>>1);
while(DMA_CR(channel) & DMA_BUSY);
}
static inline void dmaCopy(const void * source, void * dest, uint32 size) {
DMA_SRC(3) = (uint32)source;
DMA_DEST(3) = (uint32)dest;
DMA_CR(3) = DMA_COPY_HALFWORDS | (size>>1);
while(DMA_CR(3) & DMA_BUSY);
}
static inline void dmaCopyWordsAsynch(uint8 channel, const void* src, void* dest, uint32 size) {
DMA_SRC(channel) = (uint32)src;
DMA_DEST(channel) = (uint32)dest;
DMA_CR(channel) = DMA_COPY_WORDS | (size>>2);
}
static inline void dmaCopyHalfWordsAsynch(uint8 channel, const void* src, void* dest, uint32 size) {
DMA_SRC(channel) = (uint32)src;
DMA_DEST(channel) = (uint32)dest;
DMA_CR(channel) = DMA_COPY_HALFWORDS | (size>>1);
}
static inline void dmaCopyAsynch(const void * source, void * dest, uint32 size) {
DMA_SRC(3) = (uint32)source;
DMA_DEST(3) = (uint32)dest;
DMA_CR(3) = DMA_COPY_HALFWORDS | (size>>1);
}
static inline void dmaFillWords( const void* src, void* dest, uint32 size) {
DMA_SRC(3) = (uint32)src;
DMA_DEST(3) = (uint32)dest;
DMA_CR(3) = DMA_SRC_FIX | DMA_COPY_WORDS | (size>>2);
while(DMA_CR(3) & DMA_BUSY);
}
static inline void dmaFillHalfWords( const void* src, void* dest, uint32 size) {
DMA_SRC(3) = (uint32)src;
DMA_DEST(3) = (uint32)dest;
DMA_CR(3) = DMA_SRC_FIX | DMA_COPY_HALFWORDS | (size>>1);
while(DMA_CR(3) & DMA_BUSY);
}
static inline int dmaBusy(uint8 channel) {
return (DMA_CR(channel) & DMA_BUSY)>>31;
}
#endif
|
