blob: 68bf2c3ba2965b449c93a3f3dc79e466e17eabd3 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/**
* @file
*
* @ingroup lpc32xx
*
* @brief Restart implementation.
*/
/*
* Copyright (c) 2010, 2011 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Obere Lagerstr. 30
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.com/license/LICENSE.
*
* $Id$
*/
#include <rtems.h>
#include <libcpu/arm-cp15.h>
#include <bsp.h>
void bsp_restart(void *addr)
{
ARM_SWITCH_REGISTERS;
rtems_interrupt_level level;
uint32_t ctrl = 0;
rtems_interrupt_disable(level);
arm_cp15_data_cache_test_and_clean();
arm_cp15_instruction_cache_invalidate();
ctrl = arm_cp15_get_control();
ctrl &= ~(ARM_CP15_CTRL_I | ARM_CP15_CTRL_C | ARM_CP15_CTRL_M);
arm_cp15_set_control(ctrl);
__asm__ volatile (
ARM_SWITCH_TO_ARM
"mov pc, %[addr]\n"
ARM_SWITCH_BACK
: ARM_SWITCH_OUTPUT
: [addr] "r" (addr)
);
}
|