blob: 4b07dd19aeca1c59d9cf2e00938f9e539a889f03 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
|
/*
* $Id$
*/
#include "serial.h"
#include "rtems.h"
typedef unsigned char uchar ; /* Abbreviations */
typedef unsigned short ushort ;
typedef unsigned long ulong ;
#if 0
#define BAUDRate 9600 /* Fixed Uart baud rate */
#endif
#define SEND_WAIT 0x0100 /* Waiting to send character */
#define TDR(i)
/********************************************************************
*** 16552 specific DUART definitions.
*******************************************************************/
typedef struct uart_16552 DUART ;
#ifndef notdef
struct uart_16552
{
short u_short[8*2] ;
} ;
#define u_reg(n) u_short[2*(n)]
#else
struct uart_16552
{
int u_int[8] ;
} ;
#define u_reg(n) u_int[(n)]
#endif
#define u_tdr u_reg(0) /* Transmit Data Register (write) */
#define u_rdr u_reg(0) /* Receive Data Register (read) */
#define u_dlr0 u_reg(0) /* Divisor Latch Register (lsb) */
#define u_ier u_reg(1) /* Interrupt Enable Register */
#define u_dlr1 u_reg(1) /* Divisor Latch Register (msb) */
#define u_iir u_reg(2) /* Interrupt ID Register (read) */
#define u_fcr u_reg(2) /* FIFO Control Register (write) */
#define u_afr u_reg(2) /* Alternate Funct Reg (read/write) */
#define u_lcr u_reg(3) /* Line Control Register */
#define u_mcr u_reg(4) /* Modem Control Register */
#define u_lsr u_reg(5) /* Line Status Register */
#define u_msr u_reg(6) /* Modem Status Register */
#define u_spr u_reg(7) /* Scratch Pad Register */
#define uart1 ((volatile DUART *)0x90000380)
#define uart2 ((volatile DUART *)0x90000300)
#define NUM_UARTS 2
static volatile DUART * duart[NUM_UARTS] = { uart1, uart2 };
extern void display_msg(void);
/*extern int sprintf();*/
#define board_rev_reg ((volatile short *)0x90000080)
static unsigned int shift_val = 0;
/***********************************************************************
*** 16552 DUART initialization routine.
***********************************************************************/
int
console_duartinit(unsigned int uart_num, unsigned int BAUDRate)
{
register uchar tmp;
unsigned int board_rev = *board_rev_reg & 0xff;
switch( BAUDRate )
{
case 1200:
case 2400:
case 9600:
case 19200:
case 38400:
case 57600:
break;
default:
/* unknown baud rate */
return FALSE;
}
/* the board rev register should never be 0xff.
if it equals 0xff, assume that we're on old hardware
that needs all values shifted by 8. */
if ( board_rev == 0xff )
shift_val = 8;
else
shift_val = 0;
if ( uart_num >= NUM_UARTS )
return -1;
duart[uart_num]->u_lcr = 0x80<<shift_val ; /* Set DLAB bit to 1 */
duart[uart_num]->u_dlr0 = ((115200 / BAUDRate) >> 0)<<shift_val ; /* Set baud */
duart[uart_num]->u_dlr1 = ((115200 / BAUDRate) >> 8)<<shift_val ; /* rate */
duart[uart_num]->u_lcr = 0x03<<shift_val ; /* 8 bits, no parity, 1 stop */
duart[uart_num]->u_mcr = 0x0b<<shift_val ; /* Assert RTS, DTR & OUT2 */
duart[uart_num]->u_fcr = 0x00<<shift_val ; /* Clear 16552 FIFOs */
/* Is the following write of 0x01 needed? */
/* Let's try it without... */
duart[uart_num]->u_fcr = 0xc7<<shift_val ; /* Enable 16552 FIFOs */
duart[uart_num]->u_ier = 0x07<<shift_val ; /* Enable transmit/receive ints */
tmp = duart[uart_num]->u_lsr ; /* Re-arm interrupts */
tmp = duart[uart_num]->u_rdr ;
tmp = duart[uart_num]->u_msr ;
return(0);
}
/*------------ end of duartinit function ----------------*/
/***********************************************************************
*** Transmit character to host.
***********************************************************************/
int console_sps_putc(unsigned int uart_num, int ch)
{
register unsigned short stat;
if ( uart_num >= NUM_UARTS )
return -1;
/*
* Pause until there is room in the UART transmit
* buffer.
*/
do {
stat = duart[uart_num]->u_lsr>>shift_val;
} while (!(stat & 0x40));
/*
* Transmit data. (Junk)
*/
TDR(ch)
duart[uart_num]->u_tdr = ch<<shift_val ;
return ch;
}
/***********************************************************************
*** Read character from host.
***********************************************************************/
int console_sps_getc(unsigned int uart_num)
{
register unsigned short stat;
register int ch;
if ( uart_num >= NUM_UARTS )
return -1;
stat = duart[uart_num]->u_lsr>>shift_val;
while (!(stat & 0x01))
{
rtems_task_wake_after( RTEMS_YIELD_PROCESSOR );
stat = duart[uart_num]->u_lsr>>shift_val;
}
ch = duart[uart_num]->u_rdr>>shift_val;
return ch;
}
/***********************************************************************
*** check character from host.
***********************************************************************/
int console_sps_kbhit(unsigned int uart_num)
{
register unsigned short stat;
if ( uart_num >= NUM_UARTS )
return -1;
stat = duart[uart_num]->u_lsr>>shift_val;
return ((stat & 0x01));
}
|
