1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
|
/**
* @file
* @ingroup sparc_leon3
* @brief Implementations for interrupt mechanisms for Time Test 27
*/
/*
* COPYRIGHT (c) 2006.
* Aeroflex Gaisler AB.
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef _RTEMS_TMTEST27
#error "This is an RTEMS internal file you must not include directly."
#endif
#ifndef __tm27_h
#define __tm27_h
#include <bsp.h>
#include <bsp/irq.h>
#if defined(RTEMS_SMP)
#include <rtems/score/smpimpl.h>
#endif
/*
* Define the interrupt mechanism for Time Test 27
*
* NOTE: Since the interrupt code for the SPARC supports both synchronous
* and asynchronous trap handlers, support for testing with both
* is included.
*/
#define SIS_USE_SYNCHRONOUS_TRAP 0
/*
* The synchronous trap is an arbitrarily chosen software trap.
*/
#if (SIS_USE_SYNCHRONOUS_TRAP == 1)
#define TEST_VECTOR SPARC_SYNCHRONOUS_TRAP( 0x90 )
#define MUST_WAIT_FOR_INTERRUPT 1
#define Install_tm27_vector( handler ) \
set_vector( (handler), TEST_VECTOR, 1 );
#define Cause_tm27_intr() \
__asm__ volatile( "ta 0x10; nop " );
#define Clear_tm27_intr() /* empty */
#define Lower_tm27_intr() /* empty */
/*
* The asynchronous trap is an arbitrarily chosen ERC32 interrupt source.
*/
#else /* use a regular asynchronous trap */
extern uint32_t Interrupt_nest;
#define TEST_INTERRUPT_SOURCE 5
#define TEST_INTERRUPT_SOURCE2 6
#define MUST_WAIT_FOR_INTERRUPT 1
static inline void Install_tm27_vector(
void ( *handler )( rtems_vector_number )
)
{
static rtems_interrupt_entry entry_low;
static rtems_interrupt_entry entry_high;
#if defined(RTEMS_SMP)
bsp_interrupt_set_affinity(
TEST_INTERRUPT_SOURCE,
_SMP_Get_online_processors()
);
bsp_interrupt_set_affinity(
TEST_INTERRUPT_SOURCE2,
_SMP_Get_online_processors()
);
#endif
rtems_interrupt_entry_initialize(
&entry_low,
(rtems_interrupt_handler) handler,
NULL,
"tm27 low"
);
(void) rtems_interrupt_entry_install(
TEST_INTERRUPT_SOURCE,
RTEMS_INTERRUPT_SHARED,
&entry_low
);
rtems_interrupt_entry_initialize(
&entry_high,
(rtems_interrupt_handler) handler,
NULL,
"tm27 high"
);
(void) rtems_interrupt_entry_install(
TEST_INTERRUPT_SOURCE2,
RTEMS_INTERRUPT_SHARED,
&entry_high
);
}
static inline void Cause_tm27_intr( void )
{
rtems_vector_number vector;
vector = TEST_INTERRUPT_SOURCE + ( Interrupt_nest >> 1 );
#if defined(RTEMS_SMP)
(void) rtems_interrupt_raise_on( vector, rtems_scheduler_get_processor() );
#else
(void) rtems_interrupt_raise( vector );
#endif
nop();
nop();
nop();
}
static inline void Clear_tm27_intr( void )
{
(void) rtems_interrupt_clear( TEST_INTERRUPT_SOURCE );
}
#define Lower_tm27_intr() /* empty */
#endif
#endif
|
