blob: 799de19a6b63688fb82387475578bbdad43f1a47 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*
* Copyright (c) 2011, 2017 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems/timecounter.h>
#include <libcpu/powerpc-utility.h>
#include <bsp.h>
#include <bsp/irq.h>
/* This is defined in dev/clock/clockimpl.h */
static rtems_isr Clock_isr(void *arg);
static struct timecounter t32mppc_clock_tc;
#define CLOCK_DRIVER_USE_ONLY_BOOT_PROCESSOR
void t32mppc_decrementer_dispatch(void)
{
PPC_SET_SPECIAL_PURPOSE_REGISTER(BOOKE_TSR, BOOKE_TSR_DIS);
Clock_isr(NULL);
}
static uint32_t t32mppc_clock_get_timecount(struct timecounter *tc)
{
return ppc_time_base();
}
static void t32mppc_clock_initialize(void)
{
uint64_t frequency = bsp_time_base_frequency / 10;
uint32_t us_per_tick = rtems_configuration_get_microseconds_per_tick();
uint32_t interval = (uint32_t) ((frequency * us_per_tick) / 1000000);
PPC_SET_SPECIAL_PURPOSE_REGISTER(BOOKE_DECAR, interval - 1);
PPC_SET_SPECIAL_PURPOSE_REGISTER_BITS(
BOOKE_TCR,
BOOKE_TCR_DIE | BOOKE_TCR_ARE
);
ppc_set_decrementer_register(interval - 1);
t32mppc_clock_tc.tc_get_timecount = t32mppc_clock_get_timecount;
t32mppc_clock_tc.tc_counter_mask = 0xffffffff;
t32mppc_clock_tc.tc_frequency = bsp_time_base_frequency;
t32mppc_clock_tc.tc_quality = RTEMS_TIMECOUNTER_QUALITY_CLOCK_DRIVER;
rtems_timecounter_install(&t32mppc_clock_tc);
}
#define Clock_driver_support_initialize_hardware() \
t32mppc_clock_initialize()
/* Include shared source clock driver code */
#include "../../../shared/dev/clock/clockimpl.h"
|
