1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/* SPDX-License-Identifier: BSD-2-Clause */
/**
* @file
*
* @ingroup RTEMSImplClassicIntr
*
* @brief interrupt definitions.
*/
/*
* COPYRIGHT (c) 1989-2012.
* On-Line Applications Research Corporation (OAR).
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef LIBBSP_MIPS_TX4938_IRQ_H
#define LIBBSP_MIPS_TX4938_IRQ_H
#ifndef ASM
#include <rtems.h>
#include <rtems/irq.h>
#include <rtems/irq-extension.h>
#include <rtems/score/mips.h>
#endif
/**
* @addtogroup RTEMSImplClassicIntr
*
* @{
*/
/*
* Interrupt Vector Numbers
*
*/
#define TX4938_IRQ_ECC MIPS_INTERRUPT_BASE+0
#define TX4938_IRQ_WTE MIPS_INTERRUPT_BASE+1
#define TX4938_IRQ_INT0 MIPS_INTERRUPT_BASE+2
#define TX4938_IRQ_INT1 MIPS_INTERRUPT_BASE+3
#define TX4938_IRQ_INT2 MIPS_INTERRUPT_BASE+4
#define TX4938_IRQ_INT3 MIPS_INTERRUPT_BASE+5
#define TX4938_IRQ_INT4 MIPS_INTERRUPT_BASE+6
#define TX4938_IRQ_INT5 MIPS_INTERRUPT_BASE+7
#define TX4938_IRQ_SIO0 MIPS_INTERRUPT_BASE+8
#define TX4938_IRQ_SIO1 MIPS_INTERRUPT_BASE+9
#define TX4938_IRQ_DMAC00 MIPS_INTERRUPT_BASE+10
#define TX4938_IRQ_DMAC01 MIPS_INTERRUPT_BASE+11
#define TX4938_IRQ_DMAC02 MIPS_INTERRUPT_BASE+12
#define TX4938_IRQ_DMAC03 MIPS_INTERRUPT_BASE+13
#define TX4938_IRQ_IRC MIPS_INTERRUPT_BASE+14
#define TX4938_IRQ_PDMAC MIPS_INTERRUPT_BASE+15
#define TX4938_IRQ_PCIC MIPS_INTERRUPT_BASE+16
#define TX4938_IRQ_TMR0 MIPS_INTERRUPT_BASE+17
#define TX4938_IRQ_TMR1 MIPS_INTERRUPT_BASE+18
#define TX4938_IRQ_TMR2 MIPS_INTERRUPT_BASE+19
#define TX4938_IRQ_RSV1 MIPS_INTERRUPT_BASE+20
#define TX4938_IRQ_NDFMC MIPS_INTERRUPT_BASE+21
#define TX4938_IRQ_PCIERR MIPS_INTERRUPT_BASE+22
#define TX4938_IRQ_PCIPMC MIPS_INTERRUPT_BASE+23
#define TX4938_IRQ_ACLC MIPS_INTERRUPT_BASE+24
#define TX4938_IRQ_ACLCPME MIPS_INTERRUPT_BASE+25
#define TX4938_IRQ_PCIC1NT MIPS_INTERRUPT_BASE+26
#define TX4938_IRQ_ACLCPME MIPS_INTERRUPT_BASE+27
#define TX4938_IRQ_DMAC10 MIPS_INTERRUPT_BASE+28
#define TX4938_IRQ_DMAC11 MIPS_INTERRUPT_BASE+29
#define TX4938_IRQ_DMAC12 MIPS_INTERRUPT_BASE+30
#define TX4938_IRQ_DMAC13 MIPS_INTERRUPT_BASE+31
#define TX4938_IRQ_SOFTWARE_1 MIPS_INTERRUPT_BASE+32
#define TX4938_IRQ_SOFTWARE_2 MIPS_INTERRUPT_BASE+33
#define TX4938_MAXIMUM_VECTORS MIPS_INTERRUPT_BASE+34
#define BSP_INTERRUPT_VECTOR_COUNT (TX4938_MAXIMUM_VECTORS + 1)
/** @} */
#endif /* LIBBSP_MIPS_JMR3904_IRQ_H */
|
