blob: d639ab17a9a3f93aa9de7d7cfdfe3d5780b16abd (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/**
* @file
*
* This file contains the implementation of the MIPS port
* support routine which provides the BSP specific default
* interrupt mask.
*/
/*
* COPYRIGHT (c) 1989-2012.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems.h>
/*
* This function returns a mask value which is used to select the bits
* in the processor status register that can be set to enable interrupts.
* The mask value should not include the 2 software interrupt enable bits.
*/
uint32_t mips_interrupt_mask( void )
{
uint32_t interrupt_mask;
/*
* This has only been tested with qemu for the mips malta and
* may not be correct for the 24k on real hardware.
*/
interrupt_mask = 0x0000ff00;
return(interrupt_mask);
}
|