1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/* SPDX-License-Identifier: BSD-2-Clause */
/*
* This routine does the bulk of the system initialization.
*/
/*
* COPYRIGHT (c) 1989-1999.
* On-Line Applications Research Corporation (OAR).
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* MVME147 port for TNI - Telecom Bretagne
* by Dominique LE CAMPION (Dominique.LECAMPION@enst-bretagne.fr)
* May 1996
*/
#include <bsp.h>
#include <bsp/bootcard.h>
void bsp_start( void )
{
rtems_isr_entry *monitors_vector_table;
int index;
uint8_t node_number;
monitors_vector_table = (rtems_isr_entry *)0; /* 147Bug Vectors are at 0 */
m68k_set_vbr( monitors_vector_table );
for ( index=2 ; index<=255 ; index++ )
M68Kvec[ index ] = monitors_vector_table[ 32 ];
M68Kvec[ 2 ] = monitors_vector_table[ 2 ]; /* bus error vector */
M68Kvec[ 4 ] = monitors_vector_table[ 4 ]; /* breakpoints vector */
M68Kvec[ 9 ] = monitors_vector_table[ 9 ]; /* trace vector */
M68Kvec[ 47 ] = monitors_vector_table[ 47 ]; /* system call vector */
m68k_set_vbr( &M68Kvec );
pcc->int_base_vector = PCC_BASE_VECTOR & 0xF0;
/* Set the PCC int vectors base */
/* VME shared memory configuration */
/* Only the first node shares its top 128k DRAM */
vme_lcsr->utility_interrupt_vector = VME_BASE_VECTOR & 0xF8;
/* Set VMEchip base interrupt vector */
vme_lcsr->utility_interrupt_mask |= 0x02;
/* Enable SIGLP interruption (see shm support) */
pcc->general_purpose_control &= 0x10;
/* Enable VME master interruptions */
if (vme_lcsr->system_controller & 0x01) {
/* the board is system controller */
vme_lcsr->system_controller = 0x08;
/* Make VME access round-robin */
}
#if defined(RTEMS_MULTIPROCESSING)
node_number = (uint8_t)
(rtems_configuration_get_user_multiprocessing_table()->node - 1) & 0xF;
#else
node_number = 1;
#endif
/* Get and store node ID, first node_number = 0 */
vme_gcsr->board_identification = node_number;
vme_lcsr->gcsr_base_address = node_number;
/* Setup the base address of this board's gcsr */
vme_lcsr->timer_configuration = 0x6a;
/* Enable VME time outs, maximum periods */
if (node_number == 0) {
pcc->slave_base_address = 0x01;
/* Set local DRAM base address on the VME bus to the DRAM size */
vme_lcsr->vme_bus_requester = 0x80;
while (! (vme_lcsr->vme_bus_requester & 0x40));
/* Get VMEbus mastership */
vme_lcsr->slave_address_modifier = 0xfb;
/* Share everything */
vme_lcsr->slave_configuration = 0x80;
/* Share local DRAM */
vme_lcsr->vme_bus_requester = 0x0;
/* release bus */
} else {
pcc->slave_base_address = 0;
/* Set local DRAM base address on the VME bus to 0 */
vme_lcsr->vme_bus_requester = 0x80;
while (! (vme_lcsr->vme_bus_requester & 0x40));
/* Get VMEbus mastership */
vme_lcsr->slave_address_modifier = 0x08;
/* Share only the short adress range */
vme_lcsr->slave_configuration = 0;
/* Don't share local DRAM */
vme_lcsr->vme_bus_requester = 0x0;
/* release bus */
}
vme_lcsr->master_address_modifier = 0;
/* Automatically set the address modifier */
vme_lcsr->master_configuration = 1;
/* Disable D32 transfers : they don't work on my VMEbus rack */
rtems_cache_enable_instruction();
rtems_cache_enable_data();
}
|
