1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
|
/**
******************************************************************************
* @file stm32h7xx_ll_hsem.h
* @author MCD Application Team
* @brief Header file of HSEM LL module.
******************************************************************************
* @attention
*
* Copyright (c) 2017 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef STM32H7xx_LL_HSEM_H
#define STM32H7xx_LL_HSEM_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32h7xx.h"
/** @addtogroup STM32H7xx_LL_Driver
* @{
*/
#if defined(HSEM)
/** @defgroup HSEM_LL HSEM
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/* Private types -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private constants ---------------------------------------------------------*/
/* Private macros ------------------------------------------------------------*/
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/** @defgroup HSEM_LL_Exported_Constants HSEM Exported Constants
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/** @defgroup HSEM_LL_EC_COREID COREID Defines
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
#define LL_HSEM_COREID_NONE 0U
#define LL_HSEM_COREID_CPU1 HSEM_CR_COREID_CPU1
#if defined(DUAL_CORE)
#define LL_HSEM_COREID_CPU2 HSEM_CR_COREID_CPU2
#endif /* DUAL_CORE */
#define LL_HSEM_COREID HSEM_CR_COREID_CURRENT
/**
* @}
*/
/** @defgroup HSEM_LL_EC_GET_FLAG Get Flags Defines
* @ingroup RTEMSBSPsARMSTM32H7
* @brief Flags defines which can be used with LL_HSEM_ReadReg function
* @{
*/
#define LL_HSEM_SEMAPHORE_0 HSEM_C1IER_ISE0
#define LL_HSEM_SEMAPHORE_1 HSEM_C1IER_ISE1
#define LL_HSEM_SEMAPHORE_2 HSEM_C1IER_ISE2
#define LL_HSEM_SEMAPHORE_3 HSEM_C1IER_ISE3
#define LL_HSEM_SEMAPHORE_4 HSEM_C1IER_ISE4
#define LL_HSEM_SEMAPHORE_5 HSEM_C1IER_ISE5
#define LL_HSEM_SEMAPHORE_6 HSEM_C1IER_ISE6
#define LL_HSEM_SEMAPHORE_7 HSEM_C1IER_ISE7
#define LL_HSEM_SEMAPHORE_8 HSEM_C1IER_ISE8
#define LL_HSEM_SEMAPHORE_9 HSEM_C1IER_ISE9
#define LL_HSEM_SEMAPHORE_10 HSEM_C1IER_ISE10
#define LL_HSEM_SEMAPHORE_11 HSEM_C1IER_ISE11
#define LL_HSEM_SEMAPHORE_12 HSEM_C1IER_ISE12
#define LL_HSEM_SEMAPHORE_13 HSEM_C1IER_ISE13
#define LL_HSEM_SEMAPHORE_14 HSEM_C1IER_ISE14
#define LL_HSEM_SEMAPHORE_15 HSEM_C1IER_ISE15
#if (HSEM_SEMID_MAX == 15)
#define LL_HSEM_SEMAPHORE_ALL 0x0000FFFFU
#else /* HSEM_SEMID_MAX == 31 */
#define LL_HSEM_SEMAPHORE_16 HSEM_C1IER_ISE16
#define LL_HSEM_SEMAPHORE_17 HSEM_C1IER_ISE17
#define LL_HSEM_SEMAPHORE_18 HSEM_C1IER_ISE18
#define LL_HSEM_SEMAPHORE_19 HSEM_C1IER_ISE19
#define LL_HSEM_SEMAPHORE_20 HSEM_C1IER_ISE20
#define LL_HSEM_SEMAPHORE_21 HSEM_C1IER_ISE21
#define LL_HSEM_SEMAPHORE_22 HSEM_C1IER_ISE22
#define LL_HSEM_SEMAPHORE_23 HSEM_C1IER_ISE23
#define LL_HSEM_SEMAPHORE_24 HSEM_C1IER_ISE24
#define LL_HSEM_SEMAPHORE_25 HSEM_C1IER_ISE25
#define LL_HSEM_SEMAPHORE_26 HSEM_C1IER_ISE26
#define LL_HSEM_SEMAPHORE_27 HSEM_C1IER_ISE27
#define LL_HSEM_SEMAPHORE_28 HSEM_C1IER_ISE28
#define LL_HSEM_SEMAPHORE_29 HSEM_C1IER_ISE29
#define LL_HSEM_SEMAPHORE_30 HSEM_C1IER_ISE30
#define LL_HSEM_SEMAPHORE_31 HSEM_C1IER_ISE31
#define LL_HSEM_SEMAPHORE_ALL 0xFFFFFFFFU
#endif /* HSEM_SEMID_MAX == 15 */
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/** @defgroup HSEM_LL_Exported_Macros HSEM Exported Macros
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/** @defgroup HSEM_LL_EM_WRITE_READ Common Write and read registers Macros
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/**
* @brief Write a value in HSEM register
* @param __INSTANCE__ HSEM Instance
* @param __REG__ Register to be written
* @param __VALUE__ Value to be written in the register
* @retval None
*/
#define LL_HSEM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
/**
* @brief Read a value in HSEM register
* @param __INSTANCE__ HSEM Instance
* @param __REG__ Register to be read
* @retval Register value
*/
#define LL_HSEM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
/**
* @}
*/
/**
* @}
*/
/* Exported functions --------------------------------------------------------*/
/** @defgroup HSEM_LL_Exported_Functions HSEM Exported Functions
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/** @defgroup HSEM_LL_EF_Data_Management Data_Management
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/**
* @brief Return 1 if the semaphore is locked, else return 0.
* @rmtoll R LOCK LL_HSEM_IsSemaphoreLocked
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsSemaphoreLocked(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
return ((READ_BIT(HSEMx->R[Semaphore], HSEM_R_LOCK) == (HSEM_R_LOCK_Msk)) ? 1UL : 0UL);
}
/**
* @brief Get core id.
* @rmtoll R COREID LL_HSEM_GetCoreId
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @retval Returned value can be one of the following values:
* @arg @ref LL_HSEM_COREID_NONE
* @arg @ref LL_HSEM_COREID_CPU1
* @arg @ref LL_HSEM_COREID_CPU2
*/
__STATIC_INLINE uint32_t LL_HSEM_GetCoreId(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_COREID_Msk));
}
/**
* @brief Get process id.
* @rmtoll R PROCID LL_HSEM_GetProcessId
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @retval Process number. Value between Min_Data=0 and Max_Data=255
*/
__STATIC_INLINE uint32_t LL_HSEM_GetProcessId(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_PROCID_Msk));
}
/**
* @brief Get the lock by writing in R register.
* @note The R register has to be read to determined if the lock is taken.
* @rmtoll R LOCK LL_HSEM_SetLock
* @rmtoll R COREID LL_HSEM_SetLock
* @rmtoll R PROCID LL_HSEM_SetLock
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @param process Process id. Value between Min_Data=0 and Max_Data=255
* @retval None
*/
__STATIC_INLINE void LL_HSEM_SetLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process));
}
/**
* @brief Get the lock with 2-step lock.
* @rmtoll R LOCK LL_HSEM_2StepLock
* @rmtoll R COREID LL_HSEM_2StepLock
* @rmtoll R PROCID LL_HSEM_2StepLock
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @param process Process id. Value between Min_Data=0 and Max_Data=255
* @retval 1 lock fail, 0 lock successful or already locked by same process and core
*/
__STATIC_INLINE uint32_t LL_HSEM_2StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process));
return ((HSEMx->R[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID | process)) ? 1UL : 0UL);
}
/**
* @brief Get the lock with 1-step lock.
* @rmtoll RLR LOCK LL_HSEM_1StepLock
* @rmtoll RLR COREID LL_HSEM_1StepLock
* @rmtoll RLR PROCID LL_HSEM_1StepLock
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @retval 1 lock fail, 0 lock successful or already locked by same core
*/
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
return ((HSEMx->RLR[Semaphore] != (HSEM_RLR_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
}
/**
* @brief Release the lock of the semaphore.
* @note In case of LL_HSEM_1StepLock usage to lock a semaphore, the process is 0.
* @rmtoll R LOCK LL_HSEM_ReleaseLock
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @param process Process number. Value between Min_Data=0 and Max_Data=255
* @retval None
*/
__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process));
}
/**
* @brief Get the lock status of the semaphore.
* @rmtoll R LOCK LL_HSEM_GetStatus
* @param HSEMx HSEM Instance.
* @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
* @retval 0 semaphore is free, 1 semaphore is locked */
__STATIC_INLINE uint32_t LL_HSEM_GetStatus(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
return ((HSEMx->R[Semaphore] != 0U) ? 1UL : 0UL);
}
/**
* @brief Set the key.
* @rmtoll KEYR KEY LL_HSEM_SetKey
* @param HSEMx HSEM Instance.
* @param key Key value.
* @retval None
*/
__STATIC_INLINE void LL_HSEM_SetKey(HSEM_TypeDef *HSEMx, uint32_t key)
{
WRITE_REG(HSEMx->KEYR, key << HSEM_KEYR_KEY_Pos);
}
/**
* @brief Get the key.
* @rmtoll KEYR KEY LL_HSEM_GetKey
* @param HSEMx HSEM Instance.
* @retval key to unlock all semaphore from the same core
*/
__STATIC_INLINE uint32_t LL_HSEM_GetKey(HSEM_TypeDef *HSEMx)
{
return (uint32_t)(READ_BIT(HSEMx->KEYR, HSEM_KEYR_KEY) >> HSEM_KEYR_KEY_Pos);
}
/**
* @brief Release all semaphore with the same core id.
* @rmtoll CR KEY LL_HSEM_ResetAllLock
* @rmtoll CR SEC LL_HSEM_ResetAllLock
* @rmtoll CR PRIV LL_HSEM_ResetAllLock
* @param HSEMx HSEM Instance.
* @param key Key value.
* @param core This parameter can be one of the following values:
* @arg @ref LL_HSEM_COREID_CPU1
* @arg @ref LL_HSEM_COREID_CPU2
* @retval None
*/
__STATIC_INLINE void LL_HSEM_ResetAllLock(HSEM_TypeDef *HSEMx, uint32_t key, uint32_t core)
{
WRITE_REG(HSEMx->CR, (key << HSEM_CR_KEY_Pos) | core);
}
/**
* @}
*/
/** @defgroup HSEM_LL_EF_IT_Management IT_Management
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/**
* @brief Enable interrupt.
* @rmtoll C1IER ISEM LL_HSEM_EnableIT_C1IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval None
*/
__STATIC_INLINE void LL_HSEM_EnableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
SET_BIT(HSEMx->C1IER, SemaphoreMask);
}
/**
* @brief Disable interrupt.
* @rmtoll C1IER ISEM LL_HSEM_DisableIT_C1IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval None
*/
__STATIC_INLINE void LL_HSEM_DisableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
CLEAR_BIT(HSEMx->C1IER, SemaphoreMask);
}
/**
* @brief Check if interrupt is enabled.
* @rmtoll C1IER ISEM LL_HSEM_IsEnabledIT_C1IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C1IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
#if defined(DUAL_CORE)
/**
* @brief Enable interrupt.
* @rmtoll C2IER ISEM LL_HSEM_EnableIT_C2IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval None
*/
__STATIC_INLINE void LL_HSEM_EnableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
SET_BIT(HSEMx->C2IER, SemaphoreMask);
}
/**
* @brief Disable interrupt.
* @rmtoll C2IER ISEM LL_HSEM_DisableIT_C2IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval None
*/
__STATIC_INLINE void LL_HSEM_DisableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
CLEAR_BIT(HSEMx->C2IER, SemaphoreMask);
}
/**
* @brief Check if interrupt is enabled.
* @rmtoll C2IER ISEM LL_HSEM_IsEnabledIT_C2IER
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C2IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @}
*/
/** @defgroup HSEM_LL_EF_FLAG_Management FLAG_Management
* @ingroup RTEMSBSPsARMSTM32H7
* @{
*/
/**
* @brief Clear interrupt status.
* @rmtoll C1ICR ISEM LL_HSEM_ClearFlag_C1ICR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval None
*/
__STATIC_INLINE void LL_HSEM_ClearFlag_C1ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
WRITE_REG(HSEMx->C1ICR, SemaphoreMask);
}
/**
* @brief Get interrupt status from ISR register.
* @rmtoll C1ISR ISEM LL_HSEM_IsActiveFlag_C1ISR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C1ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
/**
* @brief Get interrupt status from MISR register.
* @rmtoll C1MISR ISEM LL_HSEM_IsActiveFlag_C1MISR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31
* depends on devices.
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C1MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
#if defined(DUAL_CORE)
/**
* @brief Clear interrupt status.
* @rmtoll C2ICR ISEM LL_HSEM_ClearFlag_C2ICR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval None
*/
__STATIC_INLINE void LL_HSEM_ClearFlag_C2ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
WRITE_REG(HSEMx->C2ICR, SemaphoreMask);
}
/**
* @brief Get interrupt status from ISR register.
* @rmtoll C2ISR ISEM LL_HSEM_IsActiveFlag_C2ISR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C2ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
/**
* @brief Get interrupt status from MISR register.
* @rmtoll C2MISR ISEM LL_HSEM_IsActiveFlag_C2MISR
* @param HSEMx HSEM Instance.
* @param SemaphoreMask This parameter can be a combination of the following values:
* @arg @ref LL_HSEM_SEMAPHORE_0
* @arg @ref LL_HSEM_SEMAPHORE_1
* @arg @ref LL_HSEM_SEMAPHORE_2
* @arg @ref LL_HSEM_SEMAPHORE_3
* @arg @ref LL_HSEM_SEMAPHORE_4
* @arg @ref LL_HSEM_SEMAPHORE_5
* @arg @ref LL_HSEM_SEMAPHORE_6
* @arg @ref LL_HSEM_SEMAPHORE_7
* @arg @ref LL_HSEM_SEMAPHORE_8
* @arg @ref LL_HSEM_SEMAPHORE_9
* @arg @ref LL_HSEM_SEMAPHORE_10
* @arg @ref LL_HSEM_SEMAPHORE_11
* @arg @ref LL_HSEM_SEMAPHORE_12
* @arg @ref LL_HSEM_SEMAPHORE_13
* @arg @ref LL_HSEM_SEMAPHORE_14
* @arg @ref LL_HSEM_SEMAPHORE_15
* @arg @ref LL_HSEM_SEMAPHORE_16
* @arg @ref LL_HSEM_SEMAPHORE_17
* @arg @ref LL_HSEM_SEMAPHORE_18
* @arg @ref LL_HSEM_SEMAPHORE_19
* @arg @ref LL_HSEM_SEMAPHORE_20
* @arg @ref LL_HSEM_SEMAPHORE_21
* @arg @ref LL_HSEM_SEMAPHORE_22
* @arg @ref LL_HSEM_SEMAPHORE_23
* @arg @ref LL_HSEM_SEMAPHORE_24
* @arg @ref LL_HSEM_SEMAPHORE_25
* @arg @ref LL_HSEM_SEMAPHORE_26
* @arg @ref LL_HSEM_SEMAPHORE_27
* @arg @ref LL_HSEM_SEMAPHORE_28
* @arg @ref LL_HSEM_SEMAPHORE_29
* @arg @ref LL_HSEM_SEMAPHORE_30
* @arg @ref LL_HSEM_SEMAPHORE_31
* @arg @ref LL_HSEM_SEMAPHORE_ALL
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask)
{
return ((READ_BIT(HSEMx->C2MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
#endif /* defined(HSEM) */
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* __STM32H7xx_LL_HSEM_H */
|
