blob: 77479f8b1247768b3266801a42ad3373ff9ef9c8 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
/* SPDX-License-Identifier: BSD-3-Clause */
/**
******************************************************************************
* @file mt25tl01g_conf_template.h
* @author MCD Application Team
* @brief This file contains all the description of the
* MT25TL01G QSPI memory.
******************************************************************************
* @attention
*
* <h2><center>© Copyright (c) 2019 STMicroelectronics.
* All rights reserved.</center></h2>
*
* This software component is licensed by ST under BSD 3-Clause license,
* the "License"; You may not use this file except in compliance with the
* License. You may obtain a copy of the License at:
* opensource.org/licenses/BSD-3-Clause
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef MT25TL01G_CONF_H
#define MT25TL01G_CONF_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32h7xx.h"
#include "stm32h7xx_hal.h"
/** @addtogroup BSP
* @{
*/
#define CONF_MT25TL01G_READ_ENHANCE 0 /* MMP performance enhance reade enable/disable */
#define CONF_QSPI_ODS MT25TL01G_CR_ODS_15
#define CONF_QSPI_DUMMY_CLOCK 8U
/* Dummy cycles for STR read mode */
#define MT25TL01G_DUMMY_CYCLES_READ_QUAD 8U
#define MT25TL01G_DUMMY_CYCLES_READ 8U
/* Dummy cycles for DTR read mode */
#define MT25TL01G_DUMMY_CYCLES_READ_DTR 6U
#define MT25TL01G_DUMMY_CYCLES_READ_QUAD_DTR 8U
#ifdef __cplusplus
}
#endif
#endif /* MT25TL01G_CONF_H */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
