blob: 83e140bd7be67a2db9bea35f839cac7f42878a6b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/*
* Philps LPC22XX Interrupt handler
*
* Copyright (c) 2010 embedded brains GmbH.
*
* Copyright (c) 2006 by Ray<rayx.cn@gmail.com> to support LPC ARM
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <rtems/score/armv4.h>
#include <bsp.h>
#include <bsp/irq.h>
#include <bsp/irq-generic.h>
#include <lpc22xx.h>
void bsp_interrupt_dispatch(void)
{
rtems_vector_number vector = 31 - __builtin_clz(VICIRQStatus);
bsp_interrupt_handler_dispatch(vector);
VICVectAddr = 0;
}
void bsp_interrupt_vector_enable(rtems_vector_number vector)
{
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
VICIntEnable |= 1 << vector;
}
void bsp_interrupt_vector_disable(rtems_vector_number vector)
{
bsp_interrupt_assert(bsp_interrupt_is_valid_vector(vector));
VICIntEnClr = 1 << vector;
}
rtems_status_code bsp_interrupt_facility_initialize(void)
{
volatile uint32_t *ctrl = (volatile uint32_t *) VICVectCntlBase;
size_t i = 0;
/* Disable all interrupts */
VICIntEnClr = 0xffffffff;
/* Use IRQ category */
VICIntSelect = 0;
/* Enable access in USER mode */
VICProtection = 0;
for (i = 0; i < 16; ++i) {
/* Disable vector mode */
ctrl [i] = 0;
/* Acknowledge interrupts for all priorities */
VICVectAddr = 0;
}
/* Acknowledge interrupts for all priorities */
VICVectAddr = 0;
/* Install the IRQ exception handler */
_CPU_ISR_install_vector(ARM_EXCEPTION_IRQ, _ARMV4_Exception_interrupt, NULL);
return RTEMS_SUCCESSFUL;
}
|