blob: 3ae09dec9018c4428a9a4ce53e917e10fa4eaea6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
/* @file
*
* @ingroup RTEMSBSPsARMLPC32XX
*
* @brief Implementations of interrupt mechanisms for Time Test 27
*/
/*
* Copyright (c) 2010 embedded brains GmbH. All rights reserved.
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#ifndef _RTEMS_TMTEST27
#error "This is an RTEMS internal file you must not include directly."
#endif
#ifndef __tm27_h
#define __tm27_h
#include <assert.h>
#include <rtems.h>
#include <bsp/lpc32xx.h>
#include <bsp/irq.h>
#include <bsp/irq-generic.h>
#define MUST_WAIT_FOR_INTERRUPT 1
static void Install_tm27_vector(void (*handler)(rtems_vector_number))
{
rtems_status_code sc = RTEMS_SUCCESSFUL;
LPC32XX_SW_INT = 0;
sc = rtems_interrupt_handler_install(
LPC32XX_IRQ_SW,
"SW",
RTEMS_INTERRUPT_UNIQUE,
(rtems_interrupt_handler) handler,
NULL
);
assert(sc == RTEMS_SUCCESSFUL);
}
static void Cause_tm27_intr(void)
{
LPC32XX_SW_INT = 0x1;
}
static void Clear_tm27_intr(void)
{
LPC32XX_SW_INT = 0;
lpc32xx_irq_set_priority(LPC32XX_IRQ_SW, LPC32XX_IRQ_PRIORITY_LOWEST);
}
static void Lower_tm27_intr(void)
{
bsp_interrupt_vector_enable(LPC32XX_IRQ_SW);
lpc32xx_irq_set_priority(LPC32XX_IRQ_SW, LPC32XX_IRQ_PRIORITY_HIGHEST);
}
#endif /* __tm27_h */
|
