1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
|
/*
* Copyright 2019-2021 NXP
* All rights reserved.
*
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include "fsl_mecc.h"
/*******************************************************************************
* Definitions
******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.mecc"
#endif
/*******************************************************************************
* Prototypes
******************************************************************************/
/*!
* @brief Gets the instance from the base address to be used to gate or ungate the module clock
*
* @param base MECC base address
*
* @return The MECC instance
*/
static uint32_t MECC_GetInstance(MECC_Type *base);
/*******************************************************************************
* Variables
******************************************************************************/
/*! @brief Pointers to MECC bases for each instance. */
static MECC_Type *const s_meccBases[] = MECC_BASE_PTRS;
/*******************************************************************************
* Code
******************************************************************************/
static uint32_t MECC_GetInstance(MECC_Type *base)
{
uint32_t instance;
/* Find the instance index from base address mappings. */
for (instance = 0; instance < ARRAY_SIZE(s_meccBases); instance++)
{
if (s_meccBases[instance] == base)
{
break;
}
}
assert(instance < ARRAY_SIZE(s_meccBases));
return instance;
}
/*!
* brief MECC module initialization function.
*
* param base MECC base address.
*/
void MECC_Init(MECC_Type *base, mecc_config_t *config)
{
uint32_t instance = MECC_GetInstance(base);
volatile uint64_t *ocramStartAddr = NULL;
/* enable all the interrupt status */
base->ERR_STAT_EN = kMECC_AllInterruptsStatusEnable;
/* clear all the interrupt status */
base->ERR_STATUS = kMECC_AllInterruptsFlag;
/* disable all the interrpt */
base->ERR_SIG_EN = 0U;
/* enable ECC function */
base->PIPE_ECC_EN = MECC_PIPE_ECC_EN_ECC_EN(config->enableMecc);
__DSB();
if (instance == (uint32_t)kMECC_Instance0)
{
/* Need to be initialized for ECC function operation, note that do not use memset() to initialize,
because it will use STR instruction and STR is byte access and MECC is 64 bits access operation. */
ocramStartAddr = (uint64_t *)config->Ocram1StartAddress;
while (ocramStartAddr < (uint64_t *)config->Ocram1EndAddress)
{
*ocramStartAddr = 0x00;
ocramStartAddr++;
}
}
else if (instance == (uint32_t)kMECC_Instance1)
{
/* Need to be initialized for ECC function operation, note that do not use memset() to initialize,
because it will use STR instruction and STR is byte access and MECC is 64 bits access operation. */
ocramStartAddr = (uint64_t *)config->Ocram2StartAddress;
while (ocramStartAddr < (uint64_t *)config->Ocram2EndAddress)
{
*ocramStartAddr = 0x00;
ocramStartAddr++;
}
}
else
{
; /* Intentional empty for MISRA rule 15.7 */
}
}
/*!
* brief Deinitializes the MECC.
*
*/
void MECC_Deinit(MECC_Type *base)
{
/* Disable ECC function */
base->PIPE_ECC_EN &= ~MECC_PIPE_ECC_EN_ECC_EN(1);
}
void MECC_GetDefaultConfig(mecc_config_t *config)
{
assert(NULL != config);
/* Initializes the configure structure to zero. */
(void)memset(config, 0, sizeof(*config));
/* Default MECC function. */
config->enableMecc = false;
/* Ocram 1 start address */
config->Ocram1StartAddress = 0x20240000;
/* Ocram 1 end address */
config->Ocram1EndAddress = 0x202BFFFF;
/* Ocram 2 address */
config->Ocram1StartAddress = 0x202C0000;
/* Ocram 2 address */
config->Ocram1EndAddress = 0x2033FFFF;
}
/* Initialize OCRAM */
/* Mainly use for debug, it can be deprecated when release */
status_t MECC_ErrorInjection(
MECC_Type *base, uint32_t lowerrordata, uint32_t higherrordata, uint8_t eccdata, uint8_t banknumber)
{
status_t status = kStatus_Success;
switch (banknumber)
{
case kMECC_OcramBank0:
/* Low 32 bits of Ocram bank0 error injection */
base->ERR_DATA_INJ_LOW0 = lowerrordata;
/* High 32 bits of Ocram bank0 error injection */
base->ERR_DATA_INJ_HIGH0 = higherrordata;
/* Ecc code of Ocram bank0 error injection */
base->ERR_ECC_INJ0 = eccdata;
break;
case kMECC_OcramBank1:
/* Low 32 bits of Ocram bank1 error injection */
base->ERR_DATA_INJ_LOW1 = lowerrordata;
/* High 32 bits of Ocram bank1 error injection */
base->ERR_DATA_INJ_HIGH1 = higherrordata;
/* Ecc code of Ocram bank1 error injection */
base->ERR_ECC_INJ1 = eccdata;
break;
case kMECC_OcramBank2:
/* Low 32 bits of Ocram bank2 error injection */
base->ERR_DATA_INJ_LOW2 = lowerrordata;
/* High 32 bits of Ocram bank2 error injection */
base->ERR_DATA_INJ_HIGH2 = higherrordata;
/* Ecc code of Ocram bank2 error injection */
base->ERR_ECC_INJ2 = eccdata;
break;
case kMECC_OcramBank3:
/* Low 32 bits of Ocram bank3 error injection */
base->ERR_DATA_INJ_LOW3 = lowerrordata;
/* High 32 bits of Ocram bank3 error injection */
base->ERR_DATA_INJ_HIGH3 = higherrordata;
/* Ecc code of Ocram bank3 error injection */
base->ERR_ECC_INJ3 = eccdata;
break;
default:
status = kStatus_MECC_BankMiss;
break;
}
return status;
}
status_t MECC_GetSingleErrorInfo(MECC_Type *base, mecc_single_error_info_t *info, uint8_t banknumber)
{
assert(info != NULL);
status_t status = kStatus_Success;
uint8_t tempPosLow = 0U;
uint8_t tempPosHigh = 0U;
uint32_t counter = 0U;
switch (banknumber)
{
case kMECC_OcramBank0:
info->singleErrorEccCode =
(uint8_t)((base->SINGLE_ERR_ADDR_ECC0 & MECC_SINGLE_ERR_ADDR_ECC0_SINGLE_ERR_ECC_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC0_SINGLE_ERR_ECC_SHIFT);
info->singleErrorAddress = (base->SINGLE_ERR_ADDR_ECC0 & MECC_SINGLE_ERR_ADDR_ECC0_SINGLE_ERR_ADDR_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC0_SINGLE_ERR_ADDR_SHIFT;
info->singleErrorDataLow = base->SINGLE_ERR_DATA_LOW0;
info->singleErrorDataHigh = base->SINGLE_ERR_DATA_HIGH0;
tempPosLow = (uint8_t)base->SINGLE_ERR_POS_LOW0;
tempPosHigh = (uint8_t)base->SINGLE_ERR_POS_HIGH0;
break;
case kMECC_OcramBank1:
info->singleErrorEccCode =
(uint8_t)((base->SINGLE_ERR_ADDR_ECC1 & MECC_SINGLE_ERR_ADDR_ECC1_SINGLE_ERR_ECC_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC1_SINGLE_ERR_ECC_SHIFT);
info->singleErrorAddress = (base->SINGLE_ERR_ADDR_ECC1 & MECC_SINGLE_ERR_ADDR_ECC1_SINGLE_ERR_ADDR_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC1_SINGLE_ERR_ADDR_SHIFT;
info->singleErrorDataLow = base->SINGLE_ERR_DATA_LOW1;
info->singleErrorDataHigh = base->SINGLE_ERR_DATA_HIGH1;
tempPosLow = (uint8_t)base->SINGLE_ERR_POS_LOW1;
tempPosHigh = (uint8_t)base->SINGLE_ERR_POS_HIGH1;
break;
case kMECC_OcramBank2:
info->singleErrorEccCode =
(uint8_t)((base->SINGLE_ERR_ADDR_ECC2 & MECC_SINGLE_ERR_ADDR_ECC2_SINGLE_ERR_ECC_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC2_SINGLE_ERR_ECC_SHIFT);
info->singleErrorAddress = (base->SINGLE_ERR_ADDR_ECC2 & MECC_SINGLE_ERR_ADDR_ECC2_SINGLE_ERR_ADDR_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC2_SINGLE_ERR_ADDR_SHIFT;
info->singleErrorDataLow = base->SINGLE_ERR_DATA_LOW2;
info->singleErrorDataHigh = base->SINGLE_ERR_DATA_HIGH2;
tempPosLow = (uint8_t)base->SINGLE_ERR_POS_LOW2;
tempPosHigh = (uint8_t)base->SINGLE_ERR_POS_HIGH2;
break;
case kMECC_OcramBank3:
info->singleErrorEccCode =
(uint8_t)((base->SINGLE_ERR_ADDR_ECC3 & MECC_SINGLE_ERR_ADDR_ECC3_SINGLE_ERR_ECC_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC3_SINGLE_ERR_ECC_SHIFT);
info->singleErrorAddress = (base->SINGLE_ERR_ADDR_ECC3 & MECC_SINGLE_ERR_ADDR_ECC3_SINGLE_ERR_ADDR_MASK) >>
MECC_SINGLE_ERR_ADDR_ECC3_SINGLE_ERR_ADDR_SHIFT;
info->singleErrorDataLow = base->SINGLE_ERR_DATA_LOW3;
info->singleErrorDataHigh = base->SINGLE_ERR_DATA_HIGH3;
tempPosLow = (uint8_t)base->SINGLE_ERR_POS_LOW3;
tempPosHigh = (uint8_t)base->SINGLE_ERR_POS_HIGH3;
break;
default:
status = kStatus_MECC_BankMiss;
break;
}
while (tempPosLow > 0U)
{
tempPosLow = tempPosLow >> 1;
counter++;
}
if (counter == 0U)
{
info->singleErrorPosLow = 0;
}
else
{
info->singleErrorPosLow = counter - 1U;
}
counter = 0U;
while (tempPosHigh > 0U)
{
tempPosHigh = tempPosHigh >> 1;
counter++;
}
if (counter == 0U)
{
info->singleErrorPosHigh = 0;
}
else
{
info->singleErrorPosHigh = counter - 1U;
}
return status;
}
status_t MECC_GetMultiErrorInfo(MECC_Type *base, mecc_multi_error_info_t *info, uint8_t banknumber)
{
assert(info != NULL);
status_t status = kStatus_Success;
switch (banknumber)
{
case kMECC_OcramBank0:
info->multiErrorEccCode =
(uint8_t)((base->MULTI_ERR_ADDR_ECC0 & MECC_MULTI_ERR_ADDR_ECC0_MULTI_ERR_ECC_MASK) >>
MECC_MULTI_ERR_ADDR_ECC0_MULTI_ERR_ECC_SHIFT);
info->multiErrorAddress = (base->MULTI_ERR_ADDR_ECC0 & MECC_MULTI_ERR_ADDR_ECC0_MULTI_ERR_ADDR_MASK) >>
MECC_MULTI_ERR_ADDR_ECC0_MULTI_ERR_ADDR_SHIFT;
info->multiErrorDataLow = base->MULTI_ERR_DATA_LOW0;
info->multiErrorDataHigh = base->MULTI_ERR_DATA_HIGH0;
break;
case kMECC_OcramBank1:
info->multiErrorEccCode =
(uint8_t)((base->MULTI_ERR_ADDR_ECC1 & MECC_MULTI_ERR_ADDR_ECC1_MULTI_ERR_ECC_MASK) >>
MECC_MULTI_ERR_ADDR_ECC1_MULTI_ERR_ECC_SHIFT);
info->multiErrorAddress = (base->MULTI_ERR_ADDR_ECC1 & MECC_MULTI_ERR_ADDR_ECC1_MULTI_ERR_ADDR_MASK) >>
MECC_MULTI_ERR_ADDR_ECC1_MULTI_ERR_ADDR_SHIFT;
info->multiErrorDataLow = base->MULTI_ERR_DATA_LOW1;
info->multiErrorDataHigh = base->MULTI_ERR_DATA_HIGH1;
break;
case kMECC_OcramBank2:
info->multiErrorEccCode =
(uint8_t)((base->MULTI_ERR_ADDR_ECC2 & MECC_MULTI_ERR_ADDR_ECC2_MULTI_ERR_ECC_MASK) >>
MECC_MULTI_ERR_ADDR_ECC2_MULTI_ERR_ECC_SHIFT);
info->multiErrorAddress = (base->MULTI_ERR_ADDR_ECC2 & MECC_MULTI_ERR_ADDR_ECC2_MULTI_ERR_ADDR_MASK) >>
MECC_MULTI_ERR_ADDR_ECC2_MULTI_ERR_ADDR_SHIFT;
info->multiErrorDataLow = base->MULTI_ERR_DATA_LOW2;
info->multiErrorDataHigh = base->MULTI_ERR_DATA_HIGH2;
break;
case kMECC_OcramBank3:
info->multiErrorEccCode =
(uint8_t)((base->MULTI_ERR_ADDR_ECC3 & MECC_MULTI_ERR_ADDR_ECC3_MULTI_ERR_ECC_MASK) >>
MECC_MULTI_ERR_ADDR_ECC3_MULTI_ERR_ECC_SHIFT);
info->multiErrorAddress = (base->MULTI_ERR_ADDR_ECC3 & MECC_MULTI_ERR_ADDR_ECC3_MULTI_ERR_ADDR_MASK) >>
MECC_MULTI_ERR_ADDR_ECC3_MULTI_ERR_ADDR_SHIFT;
info->multiErrorDataLow = base->MULTI_ERR_DATA_LOW3;
info->multiErrorDataHigh = base->MULTI_ERR_DATA_HIGH3;
break;
default:
status = kStatus_MECC_BankMiss;
break;
}
return status;
}
|
