1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
|
/*
* Copyright 2020-2021, NXP
* All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include "fsl_iee_apc.h"
/*******************************************************************************
* Definitions
******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.iee_apc"
#endif
#define IOMUXC_LPSR_GPR_APC_ADDR_MASK 0xFFFFFFF8U
/*******************************************************************************
* Code
******************************************************************************/
/*!
* brief Enable the APC IEE Region setting.
*
* This function enables IOMUXC LPSR GPR and APC IEE for setting the region.
*
* param base APC IEE peripheral address.
*/
void IEE_APC_GlobalEnable(IEE_APC_Type *base)
{
/* APC_x bits in GPR2 to GPR25 only take effect when this bit is set high */
IOMUXC_LPSR_GPR->GPR25 |= IOMUXC_LPSR_GPR_GPR25_APC_VALID_MASK;
__DSB();
return;
}
/*!
* brief Disables the APC IEE Region setting.
*
* This function disables IOMUXC LPSR GPR and APC IEE for setting the region.
*
* param base APC IEE peripheral address.
*/
void IEE_APC_GlobalDisable(IEE_APC_Type *base)
{
/* APC_x bits in GPR2 to GPR25 only take effect when this bit is set high */
IOMUXC_LPSR_GPR->GPR25 &= ~IOMUXC_LPSR_GPR_GPR25_APC_VALID_MASK;
__DSB();
return;
}
/*!
* brief Sets the APC IEE Memory Region setting.
*
* This function configure IOMUXC LPSR GPR and APC IEE for the encryption region.
*
* param base APC IEE peripheral address.
* param region Selection of the APC IEE region to be configured.
* param startAddr Start encryption adress for the selected APC IEE region.
* param endAddr End encryption adress for the selected APC IEE region.
*/
status_t IEE_APC_SetRegionConfig(IEE_APC_Type *base, iee_apc_region_t region, uint32_t startAddr, uint32_t endAddr)
{
/* bit[2:0] of adress must be zero
*
* Note: For i.MXRT1170, region is [bot:top), the end is open interval. So the bit[2:0] of the end address must
* be zero.
* Note: from design's aspect, 'top' means the top of the space, the higher address which is the end
* address.
*/
if ((startAddr & (~IOMUXC_LPSR_GPR_GPR3_APC_AC_R0_TOP_MASK)) != 0U ||
(endAddr & (~IOMUXC_LPSR_GPR_GPR2_APC_AC_R0_BOT_MASK)) != 0U)
{
return kStatus_InvalidArgument;
}
if (region == kIEE_APC_Region0)
{
IOMUXC_LPSR_GPR->GPR2 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR3 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION0_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION0_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region1)
{
IOMUXC_LPSR_GPR->GPR4 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR5 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION1_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION1_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region2)
{
IOMUXC_LPSR_GPR->GPR6 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR7 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION2_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION2_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region3)
{
IOMUXC_LPSR_GPR->GPR8 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR9 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION3_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION3_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region4)
{
IOMUXC_LPSR_GPR->GPR10 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR11 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION4_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION4_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region5)
{
IOMUXC_LPSR_GPR->GPR12 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR13 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION5_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION5_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region6)
{
IOMUXC_LPSR_GPR->GPR14 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR15 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION6_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION6_TOP_ADDR = endAddr >> 3;
}
if (region == kIEE_APC_Region7)
{
IOMUXC_LPSR_GPR->GPR16 |= startAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IOMUXC_LPSR_GPR->GPR17 |= endAddr & IOMUXC_LPSR_GPR_APC_ADDR_MASK;
IEE_APC->REGION7_BOT_ADDR = startAddr >> 3;
IEE_APC->REGION7_TOP_ADDR = endAddr >> 3;
}
return kStatus_Success;
}
/*!
* brief Lock the LPSR GPR and APC IEE configuration.
*
* This function locks writting to IOMUXC LPSR GPR and APC IEE encryption region setting registers.
* Only system reset can clear the LPSR GPR and APC IEE-RDC_D0/1 Lock bit
*
* param base APC IEE peripheral address.
* param region Selection of the APC IEE region to be locked.
*/
status_t IEE_APC_LockRegionConfig(IEE_APC_Type *base, iee_apc_region_t region, iee_apc_domain_t domain)
{
if (region == kIEE_APC_Region0)
{
/* Locks write into APC Region 0 BOT address */
IOMUXC_LPSR_GPR->GPR2 |= IOMUXC_LPSR_GPR_GPR2_LOCK(1);
/* Locks write into APC Region 0 TOP address */
IOMUXC_LPSR_GPR->GPR3 |= IOMUXC_LPSR_GPR_GPR3_LOCK(1);
/* Locks write into APC REGION 0 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR18 |= IOMUXC_LPSR_GPR_GPR18_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION0_RDC_D0 |= IEE_APC_REGION0_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION0_RDC_D0 |= IEE_APC_REGION0_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION0_RDC_D1 |= IEE_APC_REGION0_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION0_RDC_D1 |= IEE_APC_REGION0_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region1)
{
/* Locks write into APC Region 1 BOT address */
IOMUXC_LPSR_GPR->GPR4 |= IOMUXC_LPSR_GPR_GPR4_LOCK(1);
/* Locks write into APC Region 1 TOP address */
IOMUXC_LPSR_GPR->GPR5 |= IOMUXC_LPSR_GPR_GPR5_LOCK(1);
/* Locks write into APC REGION 1 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR19 |= IOMUXC_LPSR_GPR_GPR19_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION1_RDC_D0 |= IEE_APC_REGION1_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION1_RDC_D0 |= IEE_APC_REGION1_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION1_RDC_D1 |= IEE_APC_REGION1_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION1_RDC_D1 |= IEE_APC_REGION1_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region2)
{
/* Locks write into APC Region 2 BOT address */
IOMUXC_LPSR_GPR->GPR6 |= IOMUXC_LPSR_GPR_GPR6_LOCK(1);
/* Locks write into APC Region 2 TOP address */
IOMUXC_LPSR_GPR->GPR7 |= IOMUXC_LPSR_GPR_GPR7_LOCK(1);
/* Locks write into APC REGION 2 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR20 |= IOMUXC_LPSR_GPR_GPR20_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION2_RDC_D0 |= IEE_APC_REGION2_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION2_RDC_D0 |= IEE_APC_REGION2_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION2_RDC_D1 |= IEE_APC_REGION2_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION2_RDC_D1 |= IEE_APC_REGION2_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region3)
{
/* Locks write into APC Region 3 BOT address */
IOMUXC_LPSR_GPR->GPR8 |= IOMUXC_LPSR_GPR_GPR8_LOCK(1);
/* Locks write into APC Region 3 TOP address */
IOMUXC_LPSR_GPR->GPR9 |= IOMUXC_LPSR_GPR_GPR9_LOCK(1);
/* Locks write into APC REGION 3 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR21 |= IOMUXC_LPSR_GPR_GPR21_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION3_RDC_D0 |= IEE_APC_REGION3_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION3_RDC_D0 |= IEE_APC_REGION3_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION3_RDC_D1 |= IEE_APC_REGION3_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION3_RDC_D1 |= IEE_APC_REGION3_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region4)
{
/* Locks write into APC Region 4 BOT address */
IOMUXC_LPSR_GPR->GPR10 |= IOMUXC_LPSR_GPR_GPR10_LOCK(1);
/* Locks write into APC Region 4 TOP address */
IOMUXC_LPSR_GPR->GPR11 |= IOMUXC_LPSR_GPR_GPR11_LOCK(1);
/* Locks write into APC REGION 4 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR22 |= IOMUXC_LPSR_GPR_GPR22_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION4_RDC_D0 |= IEE_APC_REGION4_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION4_RDC_D0 |= IEE_APC_REGION4_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION4_RDC_D1 |= IEE_APC_REGION4_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION4_RDC_D1 |= IEE_APC_REGION4_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region5)
{
/* Locks write into APC Region 5 BOT address */
IOMUXC_LPSR_GPR->GPR12 |= IOMUXC_LPSR_GPR_GPR12_LOCK(1);
/* Locks write into APC Region 5 TOP address */
IOMUXC_LPSR_GPR->GPR13 |= IOMUXC_LPSR_GPR_GPR13_LOCK(1);
/* Locks write into APC REGION 5 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR23 |= IOMUXC_LPSR_GPR_GPR23_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION5_RDC_D0 |= IEE_APC_REGION5_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION5_RDC_D0 |= IEE_APC_REGION5_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION5_RDC_D1 |= IEE_APC_REGION5_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION5_RDC_D1 |= IEE_APC_REGION5_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region6)
{
/* Locks write into APC Region 6 BOT address */
IOMUXC_LPSR_GPR->GPR14 |= IOMUXC_LPSR_GPR_GPR14_LOCK(1);
/* Locks write into APC Region 6 TOP address */
IOMUXC_LPSR_GPR->GPR15 |= IOMUXC_LPSR_GPR_GPR15_LOCK(1);
/* Locks write into APC REGION 6 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR24 |= IOMUXC_LPSR_GPR_GPR24_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION6_RDC_D0 |= IEE_APC_REGION6_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION6_RDC_D0 |= IEE_APC_REGION6_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION6_RDC_D1 |= IEE_APC_REGION6_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION6_RDC_D1 |= IEE_APC_REGION6_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
if (region == kIEE_APC_Region7)
{
/* Locks write into APC Region 7 BOT address */
IOMUXC_LPSR_GPR->GPR16 |= IOMUXC_LPSR_GPR_GPR15_LOCK(1);
/* Locks write into APC Region 7 TOP address */
IOMUXC_LPSR_GPR->GPR17 |= IOMUXC_LPSR_GPR_GPR16_LOCK(1);
/* Locks write into APC REGION 7 Valid, Debug, Sand box, Safe box, Execute only and Encrytp enable bits */
IOMUXC_LPSR_GPR->GPR25 |= IOMUXC_LPSR_GPR_GPR25_LOCK(1);
if (domain == kIEE_APC_Domain0)
{
IEE_APC->REGION7_RDC_D0 |= IEE_APC_REGION7_RDC_D0_RDC_D0_WRITE_DIS_MASK;
IEE_APC->REGION7_RDC_D0 |= IEE_APC_REGION7_RDC_D0_RDC_D0_LOCK_MASK;
}
else if (domain == kIEE_APC_Domain1)
{
IEE_APC->REGION7_RDC_D1 |= IEE_APC_REGION7_RDC_D1_RDC_D1_WRITE_DIS_MASK;
IEE_APC->REGION7_RDC_D1 |= IEE_APC_REGION7_RDC_D1_RDC_D1_LOCK_MASK;
}
else
{
/* Intentional empty */
}
}
return kStatus_Success;
}
/*!
* brief Enable the IEE encryption/decryption for specific region.
*
* This function enables encryption/decryption by writting to IOMUXC LPSR GPR.
*
* param base APC IEE peripheral address.
* param region Selection of the APC IEE region to be enabled.
*/
void IEE_APC_RegionEnable(IEE_APC_Type *base, iee_apc_region_t region)
{
if (region == kIEE_APC_Region0)
{
IOMUXC_LPSR_GPR->GPR18 |= IOMUXC_LPSR_GPR_GPR18_APC_R0_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region1)
{
IOMUXC_LPSR_GPR->GPR19 |= IOMUXC_LPSR_GPR_GPR19_APC_R1_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region2)
{
IOMUXC_LPSR_GPR->GPR20 |= IOMUXC_LPSR_GPR_GPR20_APC_R2_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region3)
{
IOMUXC_LPSR_GPR->GPR21 |= IOMUXC_LPSR_GPR_GPR21_APC_R3_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region4)
{
IOMUXC_LPSR_GPR->GPR22 |= IOMUXC_LPSR_GPR_GPR22_APC_R4_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region5)
{
IOMUXC_LPSR_GPR->GPR23 |= IOMUXC_LPSR_GPR_GPR23_APC_R5_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region6)
{
IOMUXC_LPSR_GPR->GPR24 |= IOMUXC_LPSR_GPR_GPR24_APC_R6_ENCRYPT_ENABLE_MASK;
}
if (region == kIEE_APC_Region7)
{
IOMUXC_LPSR_GPR->GPR25 |= IOMUXC_LPSR_GPR_GPR25_APC_R7_ENCRYPT_ENABLE_MASK;
}
return;
}
|
