1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
|
/*
* Copyright 2016-2021 NXP
* All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef _FSL_CACHE_H_
#define _FSL_CACHE_H_
#include "fsl_common.h"
/*!
* @addtogroup cache_lmem
* @{
*/
/*******************************************************************************
* Definitions
******************************************************************************/
/*! @name Driver version */
/*@{*/
/*! @brief cache driver version. */
#define FSL_CACHE_DRIVER_VERSION (MAKE_VERSION(2, 0, 6))
/*@}*/
/*! @brief code bus cache line size is equal to system bus line size, so the unified I/D cache line size equals too. */
#define L1CODEBUSCACHE_LINESIZE_BYTE \
FSL_FEATURE_L1ICACHE_LINESIZE_BYTE /*!< The code bus CACHE line size is 16B = 128b. */
#define L1SYSTEMBUSCACHE_LINESIZE_BYTE \
L1CODEBUSCACHE_LINESIZE_BYTE /*!< The system bus CACHE line size is 16B = 128b. */
/*******************************************************************************
* API
******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif
#if (FSL_FEATURE_SOC_LMEM_COUNT == 1)
/*!
* @name cache control for L1 cache (local memory controller for code/system bus cache)
*@{
*/
/*!
* @brief Enables the processor code bus cache.
*
*/
void L1CACHE_EnableCodeCache(void);
/*!
* @brief Disables the processor code bus cache.
*
*/
void L1CACHE_DisableCodeCache(void);
/*!
* @brief Invalidates the processor code bus cache.
*
*/
void L1CACHE_InvalidateCodeCache(void);
/*!
* @brief Invalidates processor code bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be invalidated.
* @note Address and size should be aligned to "L1CODCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1CODEBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_InvalidateCodeCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Cleans the processor code bus cache.
*
*/
void L1CACHE_CleanCodeCache(void);
/*!
* @brief Cleans processor code bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be cleaned.
* @note Address and size should be aligned to "L1CODEBUSCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1CODEBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_CleanCodeCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Cleans and invalidates the processor code bus cache.
*
*/
void L1CACHE_CleanInvalidateCodeCache(void);
/*!
* @brief Cleans and invalidate processor code bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be Cleaned and Invalidated.
* @note Address and size should be aligned to "L1CODEBUSCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1CODEBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_CleanInvalidateCodeCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Enables/disables the processor code bus write buffer.
*
* @param enable The enable or disable flag.
* true - enable the code bus write buffer.
* false - disable the code bus write buffer.
*/
static inline void L1CACHE_EnableCodeCacheWriteBuffer(bool enable)
{
if (enable)
{
LMEM->PCCCR |= LMEM_PCCCR_ENWRBUF_MASK;
}
else
{
LMEM->PCCCR &= ~LMEM_PCCCR_ENWRBUF_MASK;
}
}
#if defined(FSL_FEATURE_LMEM_HAS_SYSTEMBUS_CACHE) && FSL_FEATURE_LMEM_HAS_SYSTEMBUS_CACHE
/*!
* @brief Enables the processor system bus cache.
*
*/
void L1CACHE_EnableSystemCache(void);
/*!
* @brief Disables the processor system bus cache.
*
*/
void L1CACHE_DisableSystemCache(void);
/*!
* @brief Invalidates the processor system bus cache.
*
*/
void L1CACHE_InvalidateSystemCache(void);
/*!
* @brief Invalidates processor system bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be invalidated.
* @note Address and size should be aligned to "L1SYSTEMBUSCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1SYSTEMBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_InvalidateSystemCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Cleans the processor system bus cache.
*
*/
void L1CACHE_CleanSystemCache(void);
/*!
* @brief Cleans processor system bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be cleaned.
* @note Address and size should be aligned to "L1SYSTEMBUSCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1SYSTEMBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_CleanSystemCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Cleans and invalidates the processor system bus cache.
*
*/
void L1CACHE_CleanInvalidateSystemCache(void);
/*!
* @brief Cleans and Invalidates processor system bus cache by range.
*
* @param address The physical address of cache.
* @param size_byte size of the memory to be Clean and Invalidated.
* @note Address and size should be aligned to "L1SYSTEMBUSCACHE_LINESIZE_BYTE".
* The startAddr here will be forced to align to L1SYSTEMBUSCACHE_LINESIZE_BYTE if
* startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
void L1CACHE_CleanInvalidateSystemCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Enables/disables the processor system bus write buffer.
*
* @param enable The enable or disable flag.
* true - enable the code bus write buffer.
* false - disable the code bus write buffer.
*/
static inline void L1CACHE_EnableSystemCacheWriteBuffer(bool enable)
{
if (enable)
{
LMEM->PSCCR |= LMEM_PSCCR_ENWRBUF_MASK;
}
else
{
LMEM->PSCCR &= ~LMEM_PSCCR_ENWRBUF_MASK;
}
}
/*@}*/
#endif /* FSL_FEATURE_LMEM_HAS_SYSTEMBUS_CACHE */
/*!
* @name cache control for unified L1 cache driver
*@{
*/
/*!
* @brief Invalidates cortex-m4 L1 instrument cache by range.
*
* @param address The start address of the memory to be invalidated.
* @param size_byte The memory size.
* @note The start address and size_byte should be 16-Byte(FSL_FEATURE_L1ICACHE_LINESIZE_BYTE) aligned.
*/
void L1CACHE_InvalidateICacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Invalidates cortex-m4 L1 data cache by range.
*
* @param address The start address of the memory to be invalidated.
* @param size_byte The memory size.
* @note The start address and size_byte should be 16-Byte(FSL_FEATURE_L1DCACHE_LINESIZE_BYTE) aligned.
*/
static inline void L1CACHE_InvalidateDCacheByRange(uint32_t address, uint32_t size_byte)
{
L1CACHE_InvalidateICacheByRange(address, size_byte);
}
/*!
* @brief Cleans cortex-m4 L1 data cache by range.
*
* @param address The start address of the memory to be cleaned.
* @param size_byte The memory size.
* @note The start address and size_byte should be 16-Byte(FSL_FEATURE_L1DCACHE_LINESIZE_BYTE) aligned.
*/
void L1CACHE_CleanDCacheByRange(uint32_t address, uint32_t size_byte);
/*!
* @brief Cleans and Invalidates cortex-m4 L1 data cache by range.
*
* @param address The start address of the memory to be clean and invalidated.
* @param size_byte The memory size.
* @note The start address and size_byte should be 16-Byte(FSL_FEATURE_L1DCACHE_LINESIZE_BYTE) aligned.
*/
void L1CACHE_CleanInvalidateDCacheByRange(uint32_t address, uint32_t size_byte);
/*@}*/
#endif /* FSL_FEATURE_SOC_LMEM_COUNT == 1 */
/*!
* @name Unified Cache Control for all caches
*@{
*/
/*!
* @brief Invalidates instruction cache by range.
*
* @param address The physical address.
* @param size_byte size of the memory to be invalidated.
* @note Address and size should be aligned to 16-Byte due to the cache operation unit
* FSL_FEATURE_L1ICACHE_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line
* size if startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
static inline void ICACHE_InvalidateByRange(uint32_t address, uint32_t size_byte)
{
L1CACHE_InvalidateICacheByRange(address, size_byte);
}
/*!
* @brief Invalidates data cache by range.
*
* @param address The physical address.
* @param size_byte size of the memory to be invalidated.
* @note Address and size should be aligned to 16-Byte due to the cache operation unit
* FSL_FEATURE_L1DCACHE_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line
* size if startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
static inline void DCACHE_InvalidateByRange(uint32_t address, uint32_t size_byte)
{
L1CACHE_InvalidateDCacheByRange(address, size_byte);
}
/*!
* @brief Clean data cache by range.
*
* @param address The physical address.
* @param size_byte size of the memory to be cleaned.
* @note Address and size should be aligned to 16-Byte due to the cache operation unit
* FSL_FEATURE_L1DCACHE_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line
* size if startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
static inline void DCACHE_CleanByRange(uint32_t address, uint32_t size_byte)
{
L1CACHE_CleanDCacheByRange(address, size_byte);
}
/*!
* @brief Cleans and Invalidates data cache by range.
*
* @param address The physical address.
* @param size_byte size of the memory to be Cleaned and Invalidated.
* @note Address and size should be aligned to 16-Byte due to the cache operation unit
* FSL_FEATURE_L1DCACHE_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line
* size if startAddr is not aligned. For the size_byte, application should make sure the
* alignment or make sure the right operation order if the size_byte is not aligned.
*/
static inline void DCACHE_CleanInvalidateByRange(uint32_t address, uint32_t size_byte)
{
L1CACHE_CleanInvalidateDCacheByRange(address, size_byte);
}
/*@}*/
#if defined(__cplusplus)
}
#endif
/*! @}*/
#endif /* _FSL_CACHE_H_*/
|
