summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/aarch64/a53 (unfollow)
Commit message (Collapse)AuthorFilesLines
2023-07-10spec: Add QEMU test annotationsKinsey Moore1-30/+3
QEMU is known to fail certain tests intermittently due to clock tick delivery issues. This defines those tests as intermittent for BSPs intended to run on QEMU alone. Updates #4922 Updates #4072
2023-01-17build: Use enabled by for defaultsSebastian Huber6-15/+18
Merge the "default" and "default-by-variant" attributes. Use an "enabled-by" expression to select the default value based on the enabled set. This makes it possible to select default values depending on other options. For example you could choose memory settings based on whether RTEMS_SMP is enabled or disabled. The change was tested by comparing the output of ./waf bspdefaults before and after the change.
2023-01-17build: Format build itemsSebastian Huber4-4/+4
Use yaml.dump(data, default_flow_style=False, allow_unicode=True) with a custom representer for integer default values to format all build items.
2023-01-17build: Add reason to test state definitionsSebastian Huber1-25/+34
2022-08-22spec/bsps: Do not install tm27.hChris Johns1-1/+0
Updates #4705
2022-07-12irq/arm-gicv3.h: Customize CPU Interface initSebastian Huber2-1/+2
Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1 enable registers. This fixes the build for the AArch32 target. Add BSP options which define the initial values of CPU Interface registers.
2022-07-04build: Add cppflags, cflags, cxxflags to groupsSebastian Huber1-0/+3
Propagate the group defined cppflags, cflags, and cxxflags from parent groups to child items through the build item context. Update #4670.
2022-01-12aarch64: always boot into EL1NSGedare Bloom1-2/+0
Always start the executive in Exception Level 1, Non-Secure mode. If we boot in EL3 Secure with GICv3 then we have to initialize the distributor and redistributor to set up G1NS interrupts early in the boot sequence before stepping down from EL3S to EL1NS. Now there is no need to distinguish between secure and non-secure world execution after the primary core boots, so get rid of the AARCH64_IS_NONSECURE configuration option.
2021-11-30build: Use common objects item for get memorySebastian Huber2-1/+2
2021-11-01aarch64: Break out MMU definitionsKinsey Moore1-0/+1
This moves the AArch64 MMU memory type definitions into cpukit for use by libdebugger since remapping of memory is required to insert software breakpoints.
2021-10-20spec/aarch64: Enable previously unbuildable testsKinsey Moore1-4/+0
The spconfig01 and spmisc01 tests were disabled for all AArch64 BSPs due to a toolchain issue preventing them from compiling correctly. The binutils version that contains the fix has been released and integrated into RSB such that these two tests now build and operate correctly.
2021-08-18build: Merge default-by-family into by-variantSebastian Huber6-6/+0
Prefix the BSP family name with "bsps/" to make it distinct to the BSP variant names. Update #4468.
2021-07-15build: Use BSP family for optionsChris Johns6-0/+6
- Optionally add support for 'default-by-family' to allow option to be set by a family and so all related BSPs Close #4468
2021-06-24bsps/aarch64: add non-secure mode and versal supportGedare Bloom1-0/+2
2021-05-27bsps/a53: Increase available RAMKinsey Moore1-1/+1
The default available RAM on the A53 BSP is quite small at 8MB. This bumps that to 128MB to avoid allocation failures in tmcontext01 caused by large allocations on a cache size of 16MB reported by the system registers in QEMU.
2021-03-08spec/aarch64: Enable previously disabled testsAlex White1-9/+1
This enables several testsuites that were initially disabled during development.
2021-03-05spec/aarch64: Remove sp37 from intermittent testsAlex White1-1/+0
2021-03-05bsps/aarch64: Resolve usage of SUBALIGN()Kinsey Moore1-1/+0
Remove usage of SUBALIGN() in aarch64 linkcmds which works around a difference in behavior on AArch64 platforms. This is no longer necessary since alignment is now enforced explicitly. Closes #4178.
2021-03-04validation: Fix for 64-bit targetsSebastian Huber1-3/+0
Closes #4179.
2021-02-26bsps: Add default rtems_get_target_hash()Sebastian Huber1-0/+1
Update #4267.
2021-02-24build: Sort source listsSebastian Huber1-6/+6
Use the Python sorted() function to sort the "source" lists.
2020-12-23bsps: Use header file for GIC architecture supportSebastian Huber1-1/+0
This avoids a function call overhead in the interrupt dispatching. Update #4202.
2020-12-02spec/a53: Fix SPDX linesKinsey Moore2-4/+4
2020-12-02bsps: Move ARM GICv2 driver to bsps/sharedKinsey Moore1-1/+1
This moves the ARM GICv2 driver to bsps/shared to be usable by AArch64 code.
2020-11-24spec/a53: Set conditionally failing test stateKinsey Moore1-14/+22
The spintrcritical03-05 and psx12 tests are known to fail on Qemu when the host system is heavily loaded. A single run of Qemu per core during a testsuite run tends to yield positive results, but any additional load on a system will result in test failures. This patch also applies the correct expected test state for intermittent failures so that those tests will still build.
2020-11-23spec/aarch64: Only apply SUBALIGN(4) to ILP32Kinsey Moore1-0/+1
The SUBALIGN(4) required on rtemsroset and rtemsrwset for ILP32 builds was previously present on LP64 builds and causes no issues within RTEMS, but causes relocation/alignment issues when building libbsd. This restricts those alignment changes to ILP32 builds.
2020-10-12build: Fix formatSebastian Huber6-12/+12
2020-10-05bsps: Add Cortex-A53 ILP32 BSP variantKinsey Moore3-1/+96
This adds an AArch64 ILP32 BSP variant based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.
2020-10-05bsps: Add Cortex-A53 LP64 basic BSPKinsey Moore10-0/+303
This adds an AArch64 basic BSP based on Qemu's Cortex-A53 emulation with interrupt support using GICv3 and clock support using the ARM GPT.
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-02 21:18:06 +0000