| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
* Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: formatting.
* rtems/score/Makefile.am: formatting.
|
|
|
|
| |
* Makefile.am: Include compile.am, remove duplicate includes.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: Formatting.
* rtems/score/Makefile.am: Formatting.
|
|
|
|
| |
* src/Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Many files: Moved posix/include/rtems/posix/seterr.h to
score/include/rtems/seterr.h so it would be available within
all APIs.
|
| |
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
|
|
|
|
|
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
2000-08-29 Joel Sherrill <joel.sherrill@OARcorp.com>
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* include/rtems/system.h: Include cpuopts.h for __i386__.
|
|
|
|
|
|
| |
* rtems/score/i386.h: cpu-variant define handling
Rewrite due to introduction of multilib defines.
* asm.h: include cpuopts.h instead of targopts.h
|
|
|
|
|
|
| |
* rtems/score/no_cpu.h: Modified so there are fewer and
more consistent variations on "no cpu" so it is easier
to sed the source as the starting point for a new port.
|
|
|
|
| |
* Shell added for or32 port based on no_cpu port with names replaced.
|
|
|
|
| |
* Shell added for or16 port based on no_cpu port with names replaced.
|
| |
|
| |
|
|
|
|
| |
in ROM.
|
|
|
|
| |
is available.
|
|
|
|
| |
that switches the sparc from targopts.h to cpuopts.h.
|
|
|
|
|
|
| |
<valette@crf.canon.fr> and Emmanuel Raguet <raguet@crf.canon.fr>
of Canon CRF - Communication Dept. This port includes a
basic BSP that is sufficient to link hello world.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
| |
This update addresses the following:
+ the ISR enable/disable/flash macros now work with old gcc versions.
+ the UI CCR bits are now masked since other example code did so
+ _ISR_Dispatch disables interrupts during call setup
Together these removed the instabilities he was seeing.
|
| |
|
|
|
|
|
|
| |
routines and structures that require CPU model specific information
are now in libcpu. This primarily required moving erc32 specific
information from score/cpu files to libcpu/sparc and the erc32 BSP.
|
|
|
|
| |
using cpuopts.h and not targopts.h.
|
|
|
|
|
|
|
| |
routines and structures that require CPU model specific information
are now in libcpu. This required significant rework of the
score/cpu header files and the creation of multiple header files
and subdirectories in libcpu/i960.
|
|
|
|
|
|
|
|
|
| |
that decouples exec/ for the sh, m68k and i960 from targopts.h.
NOTE: The change to system.h is a hack to enable cpuopts.h
for some targets, but keep using targopts.h for others - I know it
does *not* work for sparc, mips, i386 and ppc. This will have
to be addressed as work continues on multilibing.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
that addresses aspects of the targopts.h multilib related
issues.
Changes:
* Move targopts.h to libbsp/include, because the current targopts.h
actually is a per-BSP-header and therefore can not stay below exec/.
* Introduce an autoheader generated header file
(exec/score/include/rtems/score/cpuopts.h), which shall take per-cpu
configuration options only.
* Move all autoconf-detectable/configure specified per-cpu
option-defines from targopts.h to cpuopts.h.
* Add Makefiles to the libbsp/shared directory hierarchy.
Notes:
* The new per-bsp targopts.h in libbsp includes the per-cpu
cpuopts.h. This way, the new targopts.h is kept backward compatible
to the old targopts.h and existing BSPs which (carelessly) include
targopts.h (i386, ppc) should be kept working when using the
multilib-disabled configuration scheme.
* cpuopts.h is not yet complete, because the per-BSP make-targopts
rules from custom/<BSP>.cfg files can not be applied to files below
exec/ when building multilibs.
* All files below exec/ should not include targopts.h anymore, but
should include cpuopts.h instead. However, eliminating inclusion of
targopts.h currently triggers further structural / header file inclusion
related issues, because several ports apply BSP or CPU_MODEL specific
defines from targopts.h below exec/
|
|
|
|
|
|
| |
from score/cpu to libcpu because the determination of which to use is
based on RTEMS_CPU_MODEL. Thus it can not be determined based solely on
multilib information.
|
|
|
|
|
| |
static inline routine _CORE_mutex_Seize_interrupt_trylock since
static routines are not included when in an application.
|
| |
|
| |
|
|
|
|
| |
if the mutex is successfully obtained.
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
code remaining here now only blocks.
|
| |
|
|
|
|
| |
dispatching -- disabled.
|
| |
|
|
|
|
| |
_Interrupt_Manager_initialization.
|
| |
|
|
|
|
| |
to be consistent with other ports.
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Hitachi H8 family. This port was done by Philip Quaife
<philip@qs.co.nz> of Q Solutions and sponsored by
Comnet Technologies Ltd. The port was done based on RTEMS 3.5.1
to a Hitach H8300H. The port was updated to RTEMS 4.5 style
Makefiles/configure by Joel Sherrill <joel@OARcorp.com>.
While doing this Joel added support for the h8300-rtems to
binutils, gcc, newlib, and gdb.
NOTE: Philip submitted a BSP for a Hitachi evaluation board
which is being merged as a separate entity.
|
|
|
|
|
|
|
|
| |
that breaks when the target has 16 bit address space. One of the H8
multilibs is a 16-bit address space CPU. When a real attempt is
made to support this CPU model, the code that assumes an address
is 32 bits will have to change. This constant is probably not
flagging all impacted code.
|