| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Joel Sherrill <joel@OARcorp.com>
* This is a major reworking of the mips64orion port to use
gcc predefines as much as possible and a big push to multilib
the mips port. The mips64orion port was copied/renamed to mips
to be more like other GNU tools. Alan did most of the technical
work of determining how to map old macro names used by the mips64orion
port to standard compiler macro definitions. Joel did the merge
with CVS magic to keep individual file history and did the BSP
modifications. Details follow:
* Makefile.am: idtmon.h in mips64orion port not present.
* asm.h: MIPS64ORION replaced with MIPS. Frame setup macros added.
* cpu.c: Comments added.
* cpu_asm.S: Conditionals changed. MIPS ISA level 1 support added.
First attempt at exception/interrupt processing for ISA level 1
and minus any use of IDT/MON added.
* idtcpu.h: Conditionals changed to use gcc predefines.
* iregdef.h: Ditto.
* cpu_asm.h: No real change. Merger required commit.
* rtems/Makefile.am: Ditto.
* rtems/score/Makefile.am: Ditto.
* rtems/score/cpu.h: Change MIPS64ORION to MIPS.
* rtems/score/mips64orion.h: Change MIPS64ORION to MIPS. Convert
from using RTEMS_CPU_MODEL to gcc predefines to figre things out.
|
|
|
|
| |
* shared/ppc.h: For multilibs, derive PPC_HAS_FPU from _SOFT_FLOAT.
|
|
|
|
|
| |
* rtems/score/cpu.h: define CPU_Exception_frame for rdbg.
* m68302.h: Make buffer pointer in m302_SCC_bd volatile.
|
|
|
|
|
|
| |
* src/heapgetinfo.c, include/rtems/score/heap.h, src/Makefile.am:
Added _Heap_Get_information() and information control block.
* src/heapgetinfo.c: New file.
|
|
|
|
|
|
|
| |
* cpu_asm.S, rtems/score/cpu.h: Modified to better support
multilibing. These changes result in the code being able to
compile with the default gcc settings. It is not functional
in this configuration but does compile.
|
|
|
|
|
| |
* rtems/score/c4x.h: Modified to properly multilib. This required
using only macros predefined by gcc.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* sim.h: These changes enable RTEMS to automatically generate
the ram_init file used by gdb with the BDM patches. The 332 has
on-board chip select lines (for RAM and FLASH) that must be
configured before use of these peripherals. These patches parse
data from start.c where the chip select lines are configured in
the runtime executable and automatically generates the gdb
initialization file using the same settings. A great time saver.
A similar file, ram_init_FW (flash writable), is also generated
that the flash programming tool uses.
* BSP/start/start.c: Must be modified to support above.
* BSP/start/ram_init.ld, BSP/start/ram_init.sed: New files.
|
|
|
|
|
| |
* rtems/system.h: Switched a29k and hppa1.1 to using cpuopts.h not
targopts.h to reduce dependency on BSP.
|
|
|
|
|
| |
* rtems/score/hppa.h: Switched to using cpuopts.h not
targopts.h to reduce dependency on BSP.
|
|
|
|
|
| |
* rtems/score/a29k.h, rtems/score/cpu.h: Switched to using
cpuopts.h not targopts.h to reduce dependency on BSP.
|
|
|
|
|
|
| |
* amd.ah, cpu.c, cpu_asm.S, register.ah, sig.S, rtems/score/cpu.h:
Updated and fixed minor things. Commented out offensive assembly
and made applications link.
|
|
|
|
|
|
| |
* Makefile.am, cpu_asm.S, psmacro.ah, rtems/score/cpu.h:
First attempt to compile with GNU tools. Minor modifications
to compile enough to get to assembler errors.
|
|
|
|
|
| |
* src/objectgetbyindex.c: Do not enable dispatching on an
error path it was not disabled on.
|
|
|
|
| |
* rtems/score/i386.h: Corrected "#elsif" to be "#elif".
|
|
|
|
| |
* Makefile.am: Use += to set up AM_CPPFLAGS.
|
|
|
|
| |
* rtems/score/Makefile.am: Use PROJECT_TOPdir in path to genoffsets.
|
|
|
|
| |
* rtems/score/Makefile.am: Use PROJECT_TOPdir in path to gensize.
|
|
|
|
| |
* Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: formatting.
* rtems/score/Makefile.am: formatting.
|
|
|
|
| |
* Makefile.am: Include compile.am, remove duplicate includes.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: Formatting.
* rtems/score/Makefile.am: Formatting.
|
|
|
|
| |
* src/Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Many files: Moved posix/include/rtems/posix/seterr.h to
score/include/rtems/seterr.h so it would be available within
all APIs.
|
| |
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
|
|
|
|
|
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
2000-08-29 Joel Sherrill <joel.sherrill@OARcorp.com>
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* include/rtems/system.h: Include cpuopts.h for __i386__.
|
|
|
|
|
|
| |
* rtems/score/i386.h: cpu-variant define handling
Rewrite due to introduction of multilib defines.
* asm.h: include cpuopts.h instead of targopts.h
|
|
|
|
|
|
| |
* rtems/score/no_cpu.h: Modified so there are fewer and
more consistent variations on "no cpu" so it is easier
to sed the source as the starting point for a new port.
|
|
|
|
| |
* Shell added for or32 port based on no_cpu port with names replaced.
|
|
|
|
| |
* Shell added for or16 port based on no_cpu port with names replaced.
|
| |
|
| |
|
|
|
|
| |
in ROM.
|
|
|
|
| |
is available.
|
|
|
|
| |
that switches the sparc from targopts.h to cpuopts.h.
|
|
|
|
|
|
| |
<valette@crf.canon.fr> and Emmanuel Raguet <raguet@crf.canon.fr>
of Canon CRF - Communication Dept. This port includes a
basic BSP that is sufficient to link hello world.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
| |
This update addresses the following:
+ the ISR enable/disable/flash macros now work with old gcc versions.
+ the UI CCR bits are now masked since other example code did so
+ _ISR_Dispatch disables interrupts during call setup
Together these removed the instabilities he was seeing.
|
| |
|
|
|
|
|
|
| |
routines and structures that require CPU model specific information
are now in libcpu. This primarily required moving erc32 specific
information from score/cpu files to libcpu/sparc and the erc32 BSP.
|
|
|
|
| |
using cpuopts.h and not targopts.h.
|
|
|
|
|
|
|
| |
routines and structures that require CPU model specific information
are now in libcpu. This required significant rework of the
score/cpu header files and the creation of multiple header files
and subdirectories in libcpu/i960.
|
|
|
|
|
|
|
|
|
| |
that decouples exec/ for the sh, m68k and i960 from targopts.h.
NOTE: The change to system.h is a hack to enable cpuopts.h
for some targets, but keep using targopts.h for others - I know it
does *not* work for sparc, mips, i386 and ppc. This will have
to be addressed as work continues on multilibing.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
that addresses aspects of the targopts.h multilib related
issues.
Changes:
* Move targopts.h to libbsp/include, because the current targopts.h
actually is a per-BSP-header and therefore can not stay below exec/.
* Introduce an autoheader generated header file
(exec/score/include/rtems/score/cpuopts.h), which shall take per-cpu
configuration options only.
* Move all autoconf-detectable/configure specified per-cpu
option-defines from targopts.h to cpuopts.h.
* Add Makefiles to the libbsp/shared directory hierarchy.
Notes:
* The new per-bsp targopts.h in libbsp includes the per-cpu
cpuopts.h. This way, the new targopts.h is kept backward compatible
to the old targopts.h and existing BSPs which (carelessly) include
targopts.h (i386, ppc) should be kept working when using the
multilib-disabled configuration scheme.
* cpuopts.h is not yet complete, because the per-BSP make-targopts
rules from custom/<BSP>.cfg files can not be applied to files below
exec/ when building multilibs.
* All files below exec/ should not include targopts.h anymore, but
should include cpuopts.h instead. However, eliminating inclusion of
targopts.h currently triggers further structural / header file inclusion
related issues, because several ports apply BSP or CPU_MODEL specific
defines from targopts.h below exec/
|
|
|
|
|
|
| |
from score/cpu to libcpu because the determination of which to use is
based on RTEMS_CPU_MODEL. Thus it can not be determined based solely on
multilib information.
|