| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* General effort to make things compile with macros not inlines
* inline/rtems/score/coremutex.inl: Added comment indicating
for macros there is another copy of
_CORE_mutex_Seize_interrupt_trylock() in src/coremutexseize.c.
* src/coremutexseize.c: Added body of
_CORE_mutex_Seize_interrupt_trylock() for macro case.
* macros/rtems/score/coremutex.inl: Added prototype for
_CORE_mutex_Seize_interrupt_trylock() since there is a real
body when macros are enabled.
* macros/rtems/score/coresem.inl: Added macro implementation of
_CORE_semaphore_Seize_isr_disable.
* macros/score/Makefile.am: Fixed typos.
* rtems/score/address.inl: Correct macro implementation of
_Addresses_Is_aligned() so it would compile.
* macros/rtems/score/coremsg.inl: Added closing parentheses.
|
|
|
|
|
|
| |
* cpu_asm.S: Changed "_CPU_Ccontext_switch_restore: typo to
correct name of _CPU_Context_switch_restore. Added dummy
version of exc_utlb_code() so applications would link.
|
|
|
|
|
|
|
|
|
| |
* src/heapallocate.c: Do not allow the size to overflow when
adjusting it. A test allocated a stack of -1 (~0). This
actually resulted in a stack being allocated but with a
size of 0xb. The allocator did not test the size to see if
it rolled through 0 and so allowed the allocation to happen, the
thread to get created. The task crashed as you would expect.
|
|
|
|
| |
* cpu_asm.S: Fix for CPUs with FPU revision B or C.
|
|
|
|
|
|
| |
* cpu.c, rtems/cpu/sparc.h: Make floating point optional based
on gcc arguments. Do not initialize FP context if there is
no FPU. Flush instruction cache after installing RTEMS trap handler.
|
|
|
|
| |
* Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS.
|
|
|
|
|
|
| |
* include/rtems/system.h: Use proper conditional (RTEMS_POSIX_API)
so prototypes for POSIX_MP_NOT_IMPLEMENTED(), POSIX_NOT_IMPLEMENTED(),
POSIX_BOTTOM_REACHED() are actually included.
|
|
|
|
|
|
| |
* aclocal/canonicalize-tools.m4, aclocal/check-tool.m4,
aclocal/prog-cc.m4, aclocal/prog-cxx.m4: Replace AC_CHECK_TOOL
with an RTEMS specific but more restrictive autoconf macro.
|
|
|
|
| |
* Makefile.am: Switch to ACLOCAL_AMFLAGS = -I $(RTEMS_TOPdir)/aclocal.
|
|
|
|
|
| |
* Makefile.am: ACLOCAL_AMFLAGS= -I $(RTEMS_TOPdir)/macros.
Switch to GNU canonicalization.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Joel Sherrill <joel@OARcorp.com>
* This is a major reworking of the mips64orion port to use
gcc predefines as much as possible and a big push to multilib
the mips port. The mips64orion port was copied/renamed to mips
to be more like other GNU tools. Alan did most of the technical
work of determining how to map old macro names used by the mips64orion
port to standard compiler macro definitions. Joel did the merge
with CVS magic to keep individual file history and did the BSP
modifications. Details follow:
* Makefile.am: idtmon.h in mips64orion port not present.
* asm.h: MIPS64ORION replaced with MIPS. Frame setup macros added.
* cpu.c: Comments added.
* cpu_asm.S: Conditionals changed. MIPS ISA level 1 support added.
First attempt at exception/interrupt processing for ISA level 1
and minus any use of IDT/MON added.
* idtcpu.h: Conditionals changed to use gcc predefines.
* iregdef.h: Ditto.
* cpu_asm.h: No real change. Merger required commit.
* rtems/Makefile.am: Ditto.
* rtems/score/Makefile.am: Ditto.
* rtems/score/cpu.h: Change MIPS64ORION to MIPS.
* rtems/score/mips64orion.h: Change MIPS64ORION to MIPS. Convert
from using RTEMS_CPU_MODEL to gcc predefines to figre things out.
|
|
|
|
| |
* shared/ppc.h: For multilibs, derive PPC_HAS_FPU from _SOFT_FLOAT.
|
|
|
|
|
| |
* rtems/score/cpu.h: define CPU_Exception_frame for rdbg.
* m68302.h: Make buffer pointer in m302_SCC_bd volatile.
|
|
|
|
|
|
| |
* src/heapgetinfo.c, include/rtems/score/heap.h, src/Makefile.am:
Added _Heap_Get_information() and information control block.
* src/heapgetinfo.c: New file.
|
|
|
|
|
|
|
| |
* cpu_asm.S, rtems/score/cpu.h: Modified to better support
multilibing. These changes result in the code being able to
compile with the default gcc settings. It is not functional
in this configuration but does compile.
|
|
|
|
|
| |
* rtems/score/c4x.h: Modified to properly multilib. This required
using only macros predefined by gcc.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* sim.h: These changes enable RTEMS to automatically generate
the ram_init file used by gdb with the BDM patches. The 332 has
on-board chip select lines (for RAM and FLASH) that must be
configured before use of these peripherals. These patches parse
data from start.c where the chip select lines are configured in
the runtime executable and automatically generates the gdb
initialization file using the same settings. A great time saver.
A similar file, ram_init_FW (flash writable), is also generated
that the flash programming tool uses.
* BSP/start/start.c: Must be modified to support above.
* BSP/start/ram_init.ld, BSP/start/ram_init.sed: New files.
|
|
|
|
|
| |
* rtems/system.h: Switched a29k and hppa1.1 to using cpuopts.h not
targopts.h to reduce dependency on BSP.
|
|
|
|
|
| |
* rtems/score/hppa.h: Switched to using cpuopts.h not
targopts.h to reduce dependency on BSP.
|
|
|
|
|
| |
* rtems/score/a29k.h, rtems/score/cpu.h: Switched to using
cpuopts.h not targopts.h to reduce dependency on BSP.
|
|
|
|
|
|
| |
* amd.ah, cpu.c, cpu_asm.S, register.ah, sig.S, rtems/score/cpu.h:
Updated and fixed minor things. Commented out offensive assembly
and made applications link.
|
|
|
|
|
|
| |
* Makefile.am, cpu_asm.S, psmacro.ah, rtems/score/cpu.h:
First attempt to compile with GNU tools. Minor modifications
to compile enough to get to assembler errors.
|
|
|
|
|
| |
* src/objectgetbyindex.c: Do not enable dispatching on an
error path it was not disabled on.
|
|
|
|
| |
* rtems/score/i386.h: Corrected "#elsif" to be "#elif".
|
|
|
|
| |
* Makefile.am: Use += to set up AM_CPPFLAGS.
|
|
|
|
| |
* rtems/score/Makefile.am: Use PROJECT_TOPdir in path to genoffsets.
|
|
|
|
| |
* rtems/score/Makefile.am: Use PROJECT_TOPdir in path to gensize.
|
|
|
|
| |
* Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: formatting.
* rtems/score/Makefile.am: formatting.
|
|
|
|
| |
* Makefile.am: Include compile.am, remove duplicate includes.
|
|
|
|
|
|
| |
* Makefile.am: Include compile.am, formatting.
* rtems/Makefile.am: Formatting.
* rtems/score/Makefile.am: Formatting.
|
|
|
|
| |
* src/Makefile.am: Include compile.am.
|
|
|
|
|
|
| |
* Many files: Moved posix/include/rtems/posix/seterr.h to
score/include/rtems/seterr.h so it would be available within
all APIs.
|
| |
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
|
|
|
|
|
|
|
|
|
|
| |
* cpu.c: Spacing issues.
* rtems/score/cpu.h: Removed warning by setting _level.
2000-08-29 Joel Sherrill <joel.sherrill@OARcorp.com>
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* Makefile.am: Added S_O_FILES to list of objects.
|
|
|
|
| |
* include/rtems/system.h: Include cpuopts.h for __i386__.
|
|
|
|
|
|
| |
* rtems/score/i386.h: cpu-variant define handling
Rewrite due to introduction of multilib defines.
* asm.h: include cpuopts.h instead of targopts.h
|
|
|
|
|
|
| |
* rtems/score/no_cpu.h: Modified so there are fewer and
more consistent variations on "no cpu" so it is easier
to sed the source as the starting point for a new port.
|
|
|
|
| |
* Shell added for or32 port based on no_cpu port with names replaced.
|
|
|
|
| |
* Shell added for or16 port based on no_cpu port with names replaced.
|
| |
|
| |
|
|
|
|
| |
in ROM.
|
|
|
|
| |
is available.
|
|
|
|
| |
that switches the sparc from targopts.h to cpuopts.h.
|
|
|
|
|
|
| |
<valette@crf.canon.fr> and Emmanuel Raguet <raguet@crf.canon.fr>
of Canon CRF - Communication Dept. This port includes a
basic BSP that is sufficient to link hello world.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|
|
|
|
|
|
|
|
|
|
|
| |
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
|