summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu (unfollow)
Commit message (Expand)AuthorFilesLines
2021-07-28score: Remove processor event broadcast/receiveSebastian Huber8-103/+0
2021-07-16cpukit: occured -> occurredSebastian Huber2-4/+4
2021-07-15sparc: Prefer RTEMS_FATAL_SOURCE_EXCEPTIONSebastian Huber1-14/+0
2021-06-29arm: For AArch32 use non-shareable memorySebastian Huber1-2/+2
2021-06-29arm: Fix AARCH32_PMSA_ATTR_XN valueSebastian Huber1-1/+1
2021-06-29arm: Fix AArch32 memory attribute definesSebastian Huber1-4/+4
2021-06-29arm: Disable alignment check in PMSA initSebastian Huber1-1/+1
2021-06-24sparc: Simplify trap table initializationSebastian Huber3-54/+638
2021-06-24sparc: Move FP frame offset defines to cpuimpl.hSebastian Huber2-57/+57
2021-06-24sparc: More reliable bad trap handlingSebastian Huber5-1/+513
2021-06-24sparc: Move ISR handler install routinesSebastian Huber2-174/+201
2021-06-24score: Remove _CPU_Initialize_vectors()Sebastian Huber12-72/+0
2021-06-21cpu/armv7m: Fix initialization of MPU regionsChristian Mauderer1-1/+1
2021-06-21cpu/armv7m: Avoid regions with negative sizeChristian Mauderer1-1/+1
2021-06-16arm: Fix parameter use in AARCH32_PMSA_MEM_ATTR()Sebastian Huber1-1/+1
2021-05-27bsps/aarch64: Add MMU driver to relax alignmentKinsey Moore1-16/+50
2021-05-27bsps/aarch64: Break out system registersKinsey Moore1-0/+9985
2021-05-26score/aarch64: Align context validation frameKinsey Moore1-11/+18
2021-05-18score: Add _CPU_Context_switch_no_return()Sebastian Huber8-4/+55
2021-04-20Remove superfluous <rtems/score/wkspace.h> includesSebastian Huber8-8/+0
2021-04-19cpukit/aarch64: Restore ISR cookie bit maskKinsey Moore1-13/+13
2021-04-06cpukit/aarch64: Add ESR register decodingAlex White1-10/+125
2021-03-11leon,tn-0018: work around GRLIB-TN-0018 errataDaniel Hellstrom6-1/+105
2021-03-11sparc,leon: avoid triggering LEON3FT errata TN-0009Daniel Hellstrom1-2/+3
2021-03-11sparc,leon: avoid triggering TN-0009 bad sequenceDaniel Hellstrom1-1/+2
2021-03-11sparc: fix bad register alignment for 64 bit storeDaniel Hellstrom1-1/+3
2021-03-11sparc: Remove sequences that the B2BST scan script warns aboutDaniel Cederman2-3/+6
2021-03-05bsps/aarch64: RTEMS_DEBUG stack alignment faultsKinsey Moore1-2/+8
2021-03-05score/aarch64: Fix interrupt level readsAlex White2-3/+7
2021-03-05aarch64: Fix context switchSebastian Huber1-2/+2
2021-03-04score: Enforce CPU_STACK_ALIGNMENT requirementsSebastian Huber11-98/+8
2021-02-01nios2: Allow ISR nesting in dispatch variantSebastian Huber2-173/+16
2021-02-01nios2: Optimize ISR dispatch variantSebastian Huber1-42/+60
2021-02-01nios2: Use Per_CPU_Control::isr_dispatch_disableSebastian Huber5-35/+23
2021-02-01nios2: Add TLS supportSebastian Huber1-4/+15
2021-02-01nios2: Make _ISR_Is_in_progress() weakSebastian Huber1-1/+1
2021-02-01nios2: Fix ISR dispatch variantsSebastian Huber2-9/+7
2020-12-23Update header.amSebastian Huber1-0/+2
2020-12-22arm: Add support for Arm PMSAv8-32Sebastian Huber3-0/+568
2020-12-22arm: Add header file for AArch32 System RegistersSebastian Huber1-0/+14657
2020-12-16arm: Optimize arm_interrupt_disable()Sebastian Huber1-2/+11
2020-12-14cpu/armv7m: Fix table based init for ARMV7M_MPUChristian Mauderer1-1/+7
2020-12-10cpukit/aarch64: Add explanation of exception flowKinsey Moore2-3/+18
2020-12-10cpukit/aarch64: Use hex consistently for offsetsKinsey Moore5-116/+116
2020-12-10arm: Support Armv8 in <rtems/score/arm.h>Sebastian Huber1-11/+10
2020-11-24score/aarch64: Resolve warning in exception dumpKinsey Moore1-2/+2
2020-11-20cpu/armv7m: Add table based init for ARMV7M_MPUChristian Mauderer1-0/+103
2020-11-13score/aarch64: Size saved SP register for ABIKinsey Moore1-1/+4
2020-11-06sparc: Add SPARC_INTERRUPT_SOURCE_TO_TRAP()Sebastian Huber1-0/+12
2020-11-06sparc: Add SPARC_INTERRUPT_TRAP_TO_SOURCE()Sebastian Huber1-0/+17
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-09 22:41:11 +0000