Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | cpukit: add and use CPU_Uint32ptr type | Gedare Bloom | 2015-03-16 | 19 | -0/+59 |
| | |||||
* | score/or1k: Fix warnings. Add missing prototypes | Hesham ALMatary | 2015-03-13 | 1 | -0/+4 |
| | | | | Closes #2304 | ||||
* | cpukit: Remove old DESCRIPTION: in comments | Joel Sherrill | 2015-03-11 | 1 | -6/+4 |
| | | | | These were remnants of pre-Doxygen comment style. | ||||
* | or1k/rtems/score/cpu.h: Add no_return attribute to _CPU_Context_restore | Joel Sherrill | 2015-03-09 | 1 | -1/+1 |
| | |||||
* | cpukit/score/cpu/sh/context.c: Correct name of _CPU_Context_switch | Joel Sherrill | 2015-03-09 | 1 | -1/+1 |
| | |||||
* | or1k: Correct _CPU_Thread_Idle_body prototype | Joel Sherrill | 2015-03-09 | 2 | -2/+2 |
| | |||||
* | score: Delete unused CPU_UNROLL_ENQUEUE_PRIORITY | Sebastian Huber | 2015-03-05 | 19 | -333/+0 |
| | |||||
* | score/cpu/or1k: Add cpuatomic.h to fix broken build. | Hesham ALMatary | 2015-03-04 | 3 | -2/+19 |
| | | | | | 4e3d9a4d6c76fba8e31138d503f736405dafc213 broke or1k, cpuatomic.h has to be added to all architectures. | ||||
* | or1k/or1k-exception-default.c: Eliminate dependency on BSP provided .h file | Hesham ALMatary | 2015-03-03 | 1 | -1/+0 |
| | |||||
* | ARM: Fix _ARMV4_Exception_fiq_default | Martin Galvan | 2015-02-27 | 1 | -0/+8 |
| | | | | | | | | In _ARMV4_Exception_fiq_default, set the F bit of the SPSR so that when it gets loaded back to the CPSR in save_more_context it won't re-enable the FIQs. Tested on a TMS570LS3137. | ||||
* | sparc64: fix copyright notices. | Gedare Bloom | 2015-02-23 | 1 | -12/+1 |
| | | | | | The sparc64 port had some incorrect copyright notices affixed to source code files. | ||||
* | bfin: do not reset dispatch needed | Gedare Bloom | 2015-02-19 | 1 | -2/+0 |
| | | | | | | | | Closes #2148 Fix suggested in above ticket. On examination, the assembly appears to be clearing the DISPATCH_NEEDED flag before jumping to _Thread_Dispatch. | ||||
* | score: Add _CPU_SMP_Prepare_start_multitasking() | Sebastian Huber | 2015-02-17 | 5 | -6/+20 |
| | | | | Update #2268. | ||||
* | or1k/cpu.c: Eliminate dependency on BSP provided header | Hesham ALMatary | 2015-02-10 | 1 | -2/+7 |
| | |||||
* | powerpc: Fix AltiVec VSCR save/restore | Sebastian Huber | 2015-01-20 | 3 | -10/+13 |
| | |||||
* | powerpc: AltiVec and FPU context support | Sebastian Huber | 2015-01-13 | 5 | -8/+700 |
| | | | | | | | | | | | Add AltiVec and FPU support to the Context_Control in case we use the e6500 multilib. Add PPC_MULTILIB_ALTIVEC and PPC_MULTILIB_FPU multilib defines. Add non-volatile AltiVec and FPU context to Context_Control. Add save/restore of non-volatile AltiVec and FPU to _CPU_Context_switch(). Add save/restore of volatile AltiVec and FPU context to the exception code. Adjust data cache optimizations for the new context and cache line size. | ||||
* | nios2: Disable assembler warning | Sebastian Huber | 2015-01-13 | 1 | -2/+3 |
| | | | | Close #2232. | ||||
* | arm: Fix compile error for ARMv6-M multilib | Sebastian Huber | 2015-01-09 | 2 | -2/+5 |
| | | | | | | | ARMv6-M is not supported since we cannot directly use the ARMv7-M code due to some inline assembler statements. Close #2231. | ||||
* | powerpc: Add AltiVec register ASM defines | Sebastian Huber | 2015-01-09 | 1 | -0/+32 |
| | |||||
* | powerpc: Use PPC_HAS_FPU | Sebastian Huber | 2015-01-09 | 1 | -0/+2 |
| | | | | Provide floating point context support only if PPC_HAS_FPU == 1. | ||||
* | powerpc: Add PPC_STACK_ALIGN_POWER | Sebastian Huber | 2015-01-09 | 1 | -16/+6 |
| | | | | Simplify PPC_STACK_ALIGNMENT definition. | ||||
* | powerpc: Set PPC_DEFAULT_CACHE_LINE_SIZE for e6500 | Sebastian Huber | 2015-01-09 | 2 | -6/+12 |
| | |||||
* | powerpc: Use PPC_DEFAULT_CACHE_LINE_SIZE | Sebastian Huber | 2015-01-09 | 2 | -3/+4 |
| | | | | | Use it for the default PPC_CACHE_ALIGNMENT. Use it for PPC_STRUCTURE_ALIGNMENT. | ||||
* | powerpc: Delete _CPU_IRQ_info | Sebastian Huber | 2015-01-09 | 1 | -16/+0 |
| | |||||
* | powerpc: Use alternate time base for CPU counter | Sebastian Huber | 2015-01-09 | 1 | -3/+3 |
| | |||||
* | sparc64: put each copyright on one line | Gedare Bloom | 2014-12-08 | 5 | -16/+11 |
| | |||||
* | i386: doxygen and comments related to VESA real mode framebuffer | Jan Dolezal | 2014-12-04 | 2 | -17/+26 |
| | |||||
* | SPARC: optimize IRQ enable & disable | Daniel Hellstrom | 2014-12-04 | 1 | -2/+16 |
| | | | | | | | | | | | | | | | | * Coding style cleanups. * Use OS reserved trap 0x89 for IRQ Disable * Use OS reserved trap 0x8A for IRQ Enable * Add to SPARC CPU supplement documentation This will result in faster Disable/Enable code since the system trap handler does not need to decode which function the user wants. Besides the IRQ disable/enabled can now be inline which avoids the caller to take into account that o0-o7+g1-g4 registers are destroyed by trap handler. It was also possible to reduce the interrupt trap handler by five instructions due to this. | ||||
* | arm: Use CPU_TIMESTAMP_USE_STRUCT_TIMESPEC | Sebastian Huber | 2014-11-25 | 1 | -1/+1 |
| | | | | | | | Converting 64-bit nanoseconds values into the common struct timeval or struct timespec formats requires a 64-bit division to get the seconds value. Performance analysis of high network loads revealed that this is too costly on ARM. | ||||
* | score: i386: functions converting real mode pointer to physical address and back | Jan Dolezal | 2014-11-20 | 2 | -0/+75 |
| | |||||
* | cpukit/score/cpu/lm32/irq.c: Fix warning | Joel Sherrill | 2014-10-20 | 1 | -0/+6 |
| | |||||
* | score/cpu/lm32/rtems/score/cpu.h: Fix set but not used warning | Joel Sherrill | 2014-10-20 | 1 | -0/+3 |
| | |||||
* | score/cpu/i386/rtems/score/cpu.h: Fix set but not used warning | Joel Sherrill | 2014-10-20 | 1 | -0/+1 |
| | |||||
* | bfin libcpu and libbsp: Fix warnings | Joel Sherrill | 2014-10-16 | 1 | -0/+1 |
| | |||||
* | h8300/cpu_asm.S: Correct register size suffix for loading DISPATCH_NEEDED | Joel Sherrill | 2014-10-15 | 1 | -1/+1 |
| | |||||
* | sparc64: fix warnings in cpukit/score/cpu | Gedare Bloom | 2014-10-13 | 2 | -4/+2 |
| | |||||
* | score/cpu/m32c: Fix warnings | Joel Sherrill | 2014-10-13 | 2 | -4/+5 |
| | |||||
* | arm: Fix warning | Sebastian Huber | 2014-10-10 | 1 | -0/+6 |
| | |||||
* | m32r/cpu_asm.c: Add prototype to fix warning | Joel Sherrill | 2014-10-09 | 1 | -0/+5 |
| | |||||
* | m32r/rtems/score/cpu.h: Fix macros to avoid warnings | Joel Sherrill | 2014-10-09 | 1 | -18/+20 |
| | |||||
* | h8300/rtems/score/cpu.h: Fix macros to avoid warnings | Joel Sherrill | 2014-10-09 | 1 | -6/+17 |
| | |||||
* | avr/rtems/score/cpu.h: Fix macros to avoid warnings | Joel Sherrill | 2014-10-09 | 1 | -6/+5 |
| | |||||
* | m68k/rtems/score/cpu.h: _CPU_Context_Restart_self needed ↵ | Joel Sherrill | 2014-10-09 | 1 | -1/+1 |
| | | | | RTEMS_COMPILER_NO_RETURN_ATTRIBUTE | ||||
* | moxiertems/score/cpu.h: _CPU_Context_switch needed ↵ | Joel Sherrill | 2014-10-09 | 1 | -9/+22 |
| | | | | RTEMS_COMPILER_NO_RETURN_ATTRIBUTE plus fix warnings on unimplemented ISR enable/disable | ||||
* | arm/rtems/score/cpu.h: _ARMV7M_Start_multitasking needed ↵ | Joel Sherrill | 2014-10-09 | 1 | -1/+2 |
| | | | | RTEMS_COMPILER_NO_RETURN_ATTRIBUTE | ||||
* | nios2-iic-irq.c: Fix warnings | Joel Sherrill | 2014-10-09 | 1 | -0/+6 |
| | |||||
* | nios2-iic-irq.c: Include <rtems/score/interr.h> so it builds | Joel Sherrill | 2014-10-09 | 1 | -0/+1 |
| | |||||
* | SPARC: Fatal_halt use source and exit codes | Daniel Hellstrom | 2014-10-06 | 1 | -8/+2 |
| | | | | | | | | | | | | | | | The Fatal_halt handler now have two options, either halt as before or enter system error state to return to debugger or simulator. The exit-code is now also propagated to the debugger which is very useful for testing. The CPU_Fatal_halt handler was split up into two, since the only the LEON3 support the CPU power down. The LEON3 halt now uses the power-down instruction to save CPU power. This doesn't stop a potential watch-dog timer from expiring. | ||||
* | or1k fix bug: Initialize thread context with higher stack address. | Hesham ALMatary | 2014-09-29 | 1 | -2/+3 |
| | | | | | | Since or1k architecture stack grows down, threads should be initialized with high stack addresses instead of lower ones. This is done in _CPU_Context_Initialize function. | ||||
* | m68k: Use CPU_TIMESTAMP_USE_STRUCT_TIMESPEC | Sebastian Huber | 2014-09-23 | 1 | -1/+1 |
| | | | | | | | Converting 64-bit nanoseconds values into the common struct timeval or struct timespec formats requires a 64-bit division to get the seconds value. Performance analysis of high network loads revealed that this is too costly on PowerPC. |