| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | riscv: Fix misaligned access in context validate | Sebastian Huber | 2019-02-02 | 1 | -1/+1 |
| | | |||||
| * | riscv: Add floating-point support | Sebastian Huber | 2018-06-29 | 1 | -1/+177 |
| | | | | | Update #3433. | ||||
| * | riscv: Implement _CPU_Context_validate() | Sebastian Huber | 2018-06-29 | 1 | -154/+167 |
| | | | | | Update #3433. | ||||
| * | riscv: Format assembler files | Sebastian Huber | 2018-06-27 | 1 | -162/+162 |
| | | | | | | | Use tabs to match the GCC generated assembler output. Update #3433. | ||||
| * | cpukit: RISC-V - make riscv32 code work for riscv64 - v2 | Hesham Almatary | 2017-11-01 | 1 | -0/+200 |
| * Use #ifdefs for 32/64 bit code * Use unsigned long which is 32-bit on riscv32 and 64-bit on riscv64 (register size) * Move the code to a new shared riscv folder to be shared between riscv32 and riscv64 * Rename RTEMS_CPU extracted from command line to shared riscv target s/riscv*/riscv Update #3109 | |||||
 |
index : rtems | |
| RTEMS Kernel, file-systems, drivers, BSPs, samples, and testsuite. | devel@rtems.org |
| summaryrefslogtreecommitdiffstats |