summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/riscv/riscv-context-switch.S (follow)
Commit message (Expand)AuthorAgeFilesLines
* score: Add _CPU_Context_switch_no_return()Sebastian Huber2021-05-181-0/+2
* riscv: Clear reservationsSebastian Huber2018-07-051-0/+2
* riscv: Fix SMP context switch supportSebastian Huber2018-06-291-2/+2
* riscv: Add SMP context switch supportSebastian Huber2018-06-291-0/+47
* riscv: Add floating-point supportSebastian Huber2018-06-291-9/+37
* riscv: Add TLS supportSebastian Huber2018-06-291-0/+1
* riscv: Optimize context switch and interruptsSebastian Huber2018-06-291-62/+29
* riscv: Remove mstatus from thread contextSebastian Huber2018-06-291-12/+0
* riscv: Enable interrupts during dispatch after ISRSebastian Huber2018-06-291-8/+15
* riscv: Avoid namespace pollutionSebastian Huber2018-06-281-0/+1
* bsp/riscv: Load global pointerSebastian Huber2018-06-271-2/+0
* riscv: Format assembler filesSebastian Huber2018-06-271-93/+93
* cpukit: RISC-V - make riscv32 code work for riscv64 - v2Hesham Almatary2017-11-011-0/+136
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 04:25:56 +0000