summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/riscv/include (unfollow)
Commit message (Expand)AuthorFilesLines
2018-07-06riscv: Add LADDR assembler defineSebastian Huber1-1/+11
2018-07-06riscv: Implement CPU counterSebastian Huber1-1/+16
2018-07-05riscv: Clear reservationsSebastian Huber3-6/+21
2018-07-02riscv: Fix fcsr initializationSebastian Huber1-0/+9
2018-06-29riscv: Add floating-point supportSebastian Huber3-40/+184
2018-06-29riscv: Remove dead codeSebastian Huber1-41/+1
2018-06-29riscv: Optimize context switch and interruptsSebastian Huber2-17/+123
2018-06-29riscv: Fix _CPU_Context_Initialize() prototypeSebastian Huber1-6/+6
2018-06-29riscv: Implement _CPU_Context_validate()Sebastian Huber1-6/+1
2018-06-29riscv: Make some CPU port defines visible to asmSebastian Huber2-37/+49
2018-06-29riscv: Implement _CPU_Context_volatile_clobber()Sebastian Huber1-4/+1
2018-06-29riscv: Remove mstatus from thread contextSebastian Huber2-11/+14
2018-06-29riscv: Fix CPU_STACK_ALIGNMENTSebastian Huber1-1/+2
2018-06-29riscv: Remove RISCV_GCC_RED_ZONE_SIZESebastian Huber1-3/+0
2018-06-29riscv: Enable interrupts during dispatch after ISRSebastian Huber2-0/+6
2018-06-28riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber2-0/+23
2018-06-28riscv: Avoid namespace pollutionSebastian Huber1-7/+1
2018-06-28riscv: Optimize and fix interrupt disable/enableSebastian Huber1-15/+16
2018-06-28riscv: Add dummy SMP supportSebastian Huber2-125/+27
2018-06-28riscv: Implement ISR set/get levelSebastian Huber1-2/+13
2018-06-27Rework initialization and interrupt stack supportSebastian Huber1-15/+0
2018-06-27score: Add CPU_INTERRUPT_STACK_ALIGNMENTSebastian Huber1-0/+5
2018-06-15Add _CPU_Counter_frequency()Sebastian Huber1-0/+2
2018-04-16Remove register keyword from public header filesSebastian Huber1-1/+1
2018-03-12riscv/include/rtems/score/types.h: Eliminate this fileJoel Sherrill2-71/+4
2018-01-25Remove make preinstallChris Johns8-0/+2558