summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/m68k/uC5282/ChangeLog (unfollow)
Commit message (Expand)AuthorFilesLines
2009-09-092009-09-09 Till Straumann <strauman@slac.stanford.edu>Till Straumann1-0/+6
2009-07-30Try enabling the data cache.Eric Norum1-0/+5
2009-07-28PR 1420/bspsEric Norum1-0/+8
2009-06-03Add PR 1420.Joel Sherrill1-0/+1
2009-06-02As per Freescale chip errata, disable buffered writes.Eric Norum1-0/+4
2009-03-022009-03-02 Till Straumann <strauman@slac.stanford.edu>Joel Sherrill1-0/+6
2009-01-212009-01-21 Eric Norum <norume@aps.anl.gov>Joel Sherrill1-0/+5
2008-12-082008-12-08 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2008-09-052008-09-05 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2008-08-312008-08-31 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill1-0/+5
2008-08-312008-08-31 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill1-0/+5
2008-05-232008-05-23 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+6
2008-05-19use tabs.Joel Sherrill1-4/+4
2008-05-19Back out changes from 2008-05-16 -- they don't seem to work.Eric Norum1-0/+5
2008-05-16Use shared version of bootstrap to set up workspace.Eric Norum1-0/+5
2008-05-142008-05-14 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+4
2008-05-122008-05-12 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+12
2008-04-24More clean up of FPGA interrupts.Eric Norum1-0/+4
2008-04-232008-04-23 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+5
2008-04-08startup/bspstart.c: Clean up non-FPGA use of EPORT interrupts.Eric Norum1-0/+8
2008-03-032008-03-03 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+5
2007-12-172007-12-17 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+5
2007-12-112007-12-11 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+6
2007-12-042007-12-04 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+6
2007-12-032007-12-03 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+10
2007-11-262007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill1-0/+5
2007-11-262007-11-26 Eric Norum <norume@aps.anl.gov>Joel Sherrill1-0/+4
2007-11-062007-11-06 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill1-0/+4
2007-10-162007-10-14 Eric Norum <norume@aps.anl.gov>Joel Sherrill1-0/+4
2007-05-032007-05-03 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+4
2007-04-122007-04-12 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2007-03-122007-03-12 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+9
2007-03-112007-03-11 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+6
2007-03-102007-03-10 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+6
2006-12-15 * startup/bspstart.c: Changed BSP_installVME_isr() so thatTill Straumann1-0/+13
2006-12-022006-12-02 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2006-11-152006-11-15 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+5
2006-10-172006-10-17 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2006-10-172006-10-17 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2006-08-01Add bsp_setbenv system call.Eric Norum1-0/+4
2006-05-15Allow single spurious FPGA interrupt.Eric Norum1-0/+1
2006-05-15Improve handling of unexpected FPGA interrupt conditions.Eric Norum1-0/+4
2006-04-11Add default exception handler.Eric Norum1-1/+5
2006-03-24Add missing reset cause bit.Eric Norum1-0/+4
2006-02-082006-02-08 Joel Sherrill <joel@OARcorp.com>Joel Sherrill1-0/+4
2006-02-06Avoid possible division by zero.Eric Norum1-0/+4
2006-02-01Formatting.Joel Sherrill1-2/+2
2006-01-29Add code to maintain CPU load average.Eric Norum1-0/+5
2006-01-112006-01-11 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius1-0/+4
2005-12-19Add another 'extended BSP' routine which returns reboot status register infor...Eric Norum1-0/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-07 16:02:16 +0000