summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/m68k/uC5282/ChangeLog (follow)
Commit message (Expand)AuthorAgeFilesLines
* 2009-09-09 Till Straumann <strauman@slac.stanford.edu>Till Straumann2009-09-091-0/+6
* Try enabling the data cache.Eric Norum2009-07-301-0/+5
* PR 1420/bspsEric Norum2009-07-281-0/+8
* Add PR 1420.Joel Sherrill2009-06-031-0/+1
* As per Freescale chip errata, disable buffered writes.Eric Norum2009-06-021-0/+4
* 2009-03-02 Till Straumann <strauman@slac.stanford.edu>Joel Sherrill2009-03-021-0/+6
* 2009-01-21 Eric Norum <norume@aps.anl.gov>Joel Sherrill2009-01-211-0/+5
* 2008-12-08 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2008-12-081-0/+4
* 2008-09-05 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2008-09-051-0/+4
* 2008-08-31 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2008-08-311-0/+5
* 2008-08-31 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2008-08-311-0/+5
* 2008-05-23 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2008-05-231-0/+6
* use tabs.Joel Sherrill2008-05-191-4/+4
* Back out changes from 2008-05-16 -- they don't seem to work.Eric Norum2008-05-191-0/+5
* Use shared version of bootstrap to set up workspace.Eric Norum2008-05-161-0/+5
* 2008-05-14 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2008-05-141-0/+4
* 2008-05-12 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2008-05-121-0/+12
* More clean up of FPGA interrupts.Eric Norum2008-04-241-0/+4
* 2008-04-23 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2008-04-231-0/+5
* startup/bspstart.c: Clean up non-FPGA use of EPORT interrupts.Eric Norum2008-04-081-0/+8
* 2008-03-03 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2008-03-031-0/+5
* 2007-12-17 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-171-0/+5
* 2007-12-11 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-111-0/+6
* 2007-12-04 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-041-0/+6
* 2007-12-03 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-12-031-0/+10
* 2007-11-26 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2007-11-261-0/+5
* 2007-11-26 Eric Norum <norume@aps.anl.gov>Joel Sherrill2007-11-261-0/+4
* 2007-11-06 Joel Sherrill <joel.sherrill@OARcorp.com>Joel Sherrill2007-11-061-0/+4
* 2007-10-14 Eric Norum <norume@aps.anl.gov>Joel Sherrill2007-10-161-0/+4
* 2007-05-03 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2007-05-031-0/+4
* 2007-04-12 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2007-04-121-0/+4
* 2007-03-12 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2007-03-121-0/+9
* 2007-03-11 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2007-03-111-0/+6
* 2007-03-10 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2007-03-101-0/+6
* * startup/bspstart.c: Changed BSP_installVME_isr() so thatTill Straumann2006-12-151-0/+13
* 2006-12-02 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2006-12-021-0/+4
* 2006-11-15 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2006-11-151-0/+5
* 2006-10-17 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2006-10-171-0/+4
* 2006-10-17 Ralf Corsépius <ralf.corsepius@rtems.org>Ralf Corsepius2006-10-171-0/+4
* Add bsp_setbenv system call.Eric Norum2006-08-011-0/+4
* Allow single spurious FPGA interrupt.Eric Norum2006-05-151-0/+1
* Improve handling of unexpected FPGA interrupt conditions.Eric Norum2006-05-151-0/+4
* Add default exception handler.Eric Norum2006-04-111-1/+5
* Add missing reset cause bit.Eric Norum2006-03-241-0/+4
* 2006-02-08 Joel Sherrill <joel@OARcorp.com>Joel Sherrill2006-02-081-0/+4
* Avoid possible division by zero.Eric Norum2006-02-061-0/+4
* Formatting.Joel Sherrill2006-02-011-2/+2
* Add code to maintain CPU load average.Eric Norum2006-01-291-0/+5
* 2006-01-11 Ralf Corsepius <ralf.corsepius@rtems.org>Ralf Corsepius2006-01-111-0/+4
* Add another 'extended BSP' routine which returns reboot status register infor...Eric Norum2005-12-191-0/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-26 16:55:28 +0000