summaryrefslogtreecommitdiffstats
path: root/bsps (follow)
Commit message (Collapse)AuthorAgeFilesLines
* bsp/imx7: Rename linker command fileSebastian Huber2019-11-191-0/+0
| | | | | | | This BSP family uses only one linker command file. Use the standard name. Update #3818.
* bsp/altcycv_devkit: Rename linker command fileSebastian Huber2019-11-191-0/+0
| | | | | | | This BSP family uses only one linker command file. Use the standard name. Update #3818.
* bsp/atsamv: Fix warningSebastian Huber2019-11-181-1/+0
|
* bsp/t32mppc: Rename linker command fileSebastian Huber2019-11-141-0/+0
| | | | | | | This BSP family uses only one linker command file. Use the standard name. Update #3818.
* bsp/beagle: Rename linker command fileSebastian Huber2019-11-141-0/+0
| | | | | | | This BSP family uses only one linker command file. Use the standard name. Update #3818.
* bsp/riscv: Fix format and warningsSebastian Huber2019-11-142-45/+27
| | | | Update #3785.
* bsp/riscv: Fix use of uninitialized integerSebastian Huber2019-11-141-6/+1
|
* bsp/riscv: riscv_get_core_frequency()Sebastian Huber2019-11-142-43/+23
| | | | | | | Always provide this function. Return 0 by default. Fix formatting. Simplify function. Update #3785.
* bsp/gumstix: Fix warningSebastian Huber2019-11-141-0/+1
|
* bsps/arm: Add support for small pages MMUSebastian Huber2019-10-313-30/+101
| | | | | | | The small page MMU support reduces the granularity for memory settings through the MMU from 1MiB sections to 4KiB small pages. Enable it by default on the realview_pbx_a9_qemu BSP.
* bsps/riscv: UART - Read reg-shift from DTB to properly set/get registersHesham Almatary2019-10-301-2/+13
|
* riscv: Add new BSP cfg variants to be built with llvm/clangHesham Almatary2019-10-278-0/+112
|
* riscv: Add new offending input sections to the linker scriptHesham Almatary2019-10-271-0/+5
|
* riscv: Add NOLOAD directive to the .work sectionHesham Almatary2019-10-271-1/+1
| | | | ld.lld defaults .work to PROGBITS otherwise
* riscv: Address differences in the linkerscript between GNU LD and LLVM/LLDHesham Almatary2019-10-271-51/+51
| | | | | | | | | | LLVM/LLD does not support STARTUP and ALIGN_WITH_INPUT directives that GNU LD support. INPUT and ALIGN(8) are supported by LLVM/LLD and can replace the unsupported STARTUP/ALIGN_WITH_INPUT directives. The commit conditionally adds the supported directive that linkers can understand depending on the toolchain used to compile RTEMS i.e., clang or gcc. Clang is assumed to use LLD by default.
* riscv: Generate linkcmds.base from the shared linkcmds.base.inHesham Almatary2019-10-271-0/+0
| | | | | This commit moves the existing linkcmds.base to linkcmds.base.in in order to make it configurable by autotools.
* bsp/xilinx-zynq: Simplify linkcmds configSebastian Huber2019-10-231-3/+3
| | | | | | | Use NULL-pointer protection also for Qemu variant. Do all calculations in the linker command file. This is a preparation for the new build system.
* bsp/xilinx-zynqmp: Simplify linkcmds configSebastian Huber2019-10-231-3/+3
| | | | | Do all calculations in the linker command file. This is a preparation for the new build system.
* bsp/atsam: Use PIO for SC16IS752.Christian Mauderer2019-10-232-21/+26
| | | | This allows to mix SC16IS752 chips with other interrupts.
* bsp/atsam: Add additional PIO helper.Christian Mauderer2019-10-232-0/+59
|
* bsps/atsam: Improve case for level triggered IRQs.Christian Mauderer2019-10-231-11/+15
| | | | | | | | For level triggered interrupts currently the handler would have been called two times (assuming no one cleared the mask in a handler which would have been bad because the handler couldn't process all other that got cleared by accident). This patch allows the handler only to return if nothing is left to do.
* riscv: add freedom E310 Arty A7 bspPragnesh Patel2019-10-238-6/+314
| | | | | | | Added support for Sifive Freedom FE310 soc on Arty A7 FPGA board. Update #3785. Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
* arm/beanglebone: Fix i2c build error.Chris Johns2019-10-191-1/+1
|
* bsp/erc32: Improve pseudo-SMP supportSebastian Huber2019-10-011-0/+84
| | | | | Add support for _SMP_Send_message() to the own processor. This is required by the smpmulticast01 test program.
* rtems: Add rtems_interrupt_server_entry_move()Sebastian Huber2019-09-201-0/+17
| | | | | | | | | The use case for this function is the libbsd. In FreeBSD, the interrupt setup and binding to a processor is done in two steps. Message based interrupts like PCIe MSI and MSI-X interrupts can be implemented through interrupt server entries. They are setup at the default interrupt server and may optionally move to an interrupt server bound to a specific processor.
* bsps/beagle: register i2c device at initializationVijay Kumar Banerjee2019-09-193-13/+24
|
* record: Allow tracing of ISR disable/enableSebastian Huber2019-09-061-3/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Directly use the CPU port API in boot_card() to allow tracing of the higher level interrupt disable/enable routines, e.g. _ISR_Local_disable() and _ISR_Local_enable(). Currently, there is no configuration option to enable this. Below is a patch. It may be used to investigate some nasty low level bugs in the system. Update #3665. diff --git a/cpukit/include/rtems/score/isrlevel.h b/cpukit/include/rtems/score/isrlevel.h index c42451d010..46d361ddc2 100644 --- a/cpukit/include/rtems/score/isrlevel.h +++ b/cpukit/include/rtems/score/isrlevel.h @@ -40,6 +40,10 @@ extern "C" { */ typedef uint32_t ISR_Level; +uint32_t rtems_record_interrupt_disable( void ); + +void rtems_record_interrupt_enable( uint32_t level ); + /** * @brief Disables interrupts on this processor. * @@ -56,8 +60,7 @@ typedef uint32_t ISR_Level; */ #define _ISR_Local_disable( _level ) \ do { \ - _CPU_ISR_Disable( _level ); \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ + _level = rtems_record_interrupt_disable(); \ } while (0) /** @@ -72,10 +75,7 @@ typedef uint32_t ISR_Level; * _ISR_Local_disable(). */ #define _ISR_Local_enable( _level ) \ - do { \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ - _CPU_ISR_Enable( _level ); \ - } while (0) + rtems_record_interrupt_enable( _level ) /** * @brief Temporarily enables interrupts on this processor. @@ -98,9 +98,8 @@ typedef uint32_t ISR_Level; */ #define _ISR_Local_flash( _level ) \ do { \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ - _CPU_ISR_Flash( _level ); \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ + rtems_record_interrupt_enable( _level ); \ + _level = rtems_record_interrupt_disable(); \ } while (0) /
* arm/tlb: Fix the MP affinity check to invalidate ASIDs.Chris Johns2019-08-121-1/+9
| | | | | | - The TI's CortexA7 MP MPIDR register returns 0 Updates #3760
* arm/raspberry: Set the workspace based on the mailbox version.Chris Johns2019-08-123-26/+135
| | | | | | - Update the linkcmd file to support configure settings - Set the workspace size based on the revision value
* libdl/debugger: Fix the broken list delete when unloading an object module.Chris Johns2019-08-121-0/+0
| | | | Closes #3777
* bsp/beagle: Add nocache sectionVijay Kumar Banerjee2019-08-072-3/+9
| | | | Closes #3780
* bsps/beagle: Remove dead code from GPIO.Christian Mauderer2019-08-031-133/+0
| | | | Remove static stuff that is never used.
* arm/beagle: Add libdebugger support.Chris Johns2019-07-313-0/+775
| | | | | | - Port the jbang code from C++ to C to enable DBGEN. - Hook the libdebugger ARM backend support to return the base address of the debug register set.
* arm: Select the TLB invalidate based on the core's Id variant.Chris Johns2019-07-311-6/+10
| | | | Closes #3760
* arm/raspberrypi: Fix linker mapSebastian Huber2019-07-302-27/+9
| | | | | | | Add NULL-pointer protection. Make MMU table read-only. Move vector table to start section. Close #3774.
* Add and use THREAD_DEFAULT_MAXIMUM_NAME_SIZESebastian Huber2019-07-301-1/+1
|
* bsps/arm: Move HYP to SVC change to start.SSebastian Huber2019-07-262-78/+40
| | | | | | | | | This fixes the corruption of r3 by the call to bsp_start_arm_drop_hyp_mode(). Moving the code makes it easier to review changes in start.S. Close #3773.
* bsps/arm: Move register init to start.SSebastian Huber2019-07-262-109/+55
| | | | | | This makes it easier to review changes in start.S. Update #3773.
* bsps/arm: Remove register init for ARMv7-MSebastian Huber2019-07-261-12/+1
| | | | | | There are no known ARMv7-M chips with a dual lockstep mode. Update #3773.
* bsps: Regenerate headers.amSebastian Huber2019-07-0532-0/+116
| | | | Update #3269.
* bsp/beagle: Partial re-write of I2C driver.Christian Mauderer2019-06-293-395/+370
| | | | | | | | | The old driver worked well for EEPROMS with the RTEMS EEPROM driver. But it had problems with a lot of other situations. Although it's not a direct port, the new driver is heavily modeled after the FreeBSD ti_i2c driver. Closes #3764.
* arm: Return the current handler from arm_cp15_set_exception_handlerChris Johns2019-06-281-2/+7
| | | | Closes #3762
* bsp/motorola_powerpc: Fix linker command fileSebastian Huber2019-06-271-1/+2
| | | | | | | | Fix the __size symbol value to reflect the total size of the bootloader. This prevents a bootloader crash with application images above a certain threshold (e.g. fileio sample program). Update #3727.
* bsp/atsam: Enable configuration of SDRAMC_LPRSebastian Huber2019-06-213-7/+13
|
* atsam: Add ATSAM_POWER_WAIT_MODESebastian Huber2019-06-182-3/+210
|
* atsam: Enable fast startup via RTC alarmSebastian Huber2019-06-181-0/+6
|
* bsp/atsam: Use proper APISebastian Huber2019-06-181-4/+1
|
* bsp/atsam: Do not disable the WDTSebastian Huber2019-06-132-4/+0
| | | | | The watchdog timer (WDT) can be configure only once. Do not touch it in the BSP since the application may want to use it.
* bsp/atsam: Improve RTC power driverSebastian Huber2019-06-132-10/+25
| | | | Accept a time interval up to 24h.
* bsp/atsam: Fix RTC_SetTimeAlarm()Sebastian Huber2019-06-121-7/+13
| | | | Set the alarm time according to the note in the datasheet.
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-27 22:39:28 +0000