summaryrefslogtreecommitdiffstats
path: root/bsps/riscv/shared/start/start.S (unfollow)
Commit message (Expand)AuthorFilesLines
2023-05-20Update company nameSebastian Huber1-1/+1
2023-03-17bsps/riscv: Make SMP start more robustSebastian Huber1-2/+14
2022-11-04bsps/riscv: Use start data for objectSebastian Huber1-0/+6
2022-10-28bsps/riscv: Workaround for sporadic linker issuesSebastian Huber1-0/+1
2022-09-20bsps/riscv: Add Microchip PolarFire SoC BSP variantPadmarao Begari1-0/+2
2022-02-25riscv: Use zicsr architecture extensionSebastian Huber1-0/+1
2020-09-15bsps/riscv: Use far jump to boot_card()Sebastian Huber1-1/+1
2019-01-22riscv: add griscv bspJiri Gaisler1-0/+0
2019-01-08bsp/riscv: Clear boot command lineSebastian Huber1-0/+1
2018-11-08score: Rename interrupt stack symbolsSebastian Huber1-3/+3
2018-08-01bsp/riscv: Initialize FPU depending on ISASebastian Huber1-1/+4
2018-07-25bsp/riscv: Add basic SMP startupSebastian Huber1-18/+57
2018-07-25riscv: Rework exception handlingSebastian Huber1-34/+3
2018-07-06riscv: Add LADDR assembler defineSebastian Huber1-8/+8
2018-06-28riscv: Add _CPU_Get_current_per_CPU_control()Sebastian Huber1-1/+5
2018-06-28bsp/riscv: Fix vector table for lp64Sebastian Huber1-16/+22
2018-06-28bsp/riscv: Add SMP startup synchronizationSebastian Huber1-2/+20
2018-06-28bsp/riscv: Add device tree supportSebastian Huber1-6/+12
2018-06-28riscv: Add dummy SMP supportSebastian Huber1-0/+10
2018-06-27bsp/riscv: Load global pointerSebastian Huber1-0/+6
2018-06-27bsp/riscv: Use memset() to clear .bssSebastian Huber1-10/+5
2018-06-27riscv: Format assembler filesSebastian Huber1-33/+36
2018-06-27bsp/riscv: Do not clear integer registers at startSebastian Huber1-31/+0
2018-06-27bsp/riscv_generic: Rename to "riscv"Sebastian Huber1-0/+0
2018-06-27bsp/riscv_generic: New linker command fileSebastian Huber1-3/+1
2018-06-27Rework initialization and interrupt stack supportSebastian Huber1-1/+1
2018-04-20bsps: Move start files to bspsSebastian Huber1-0/+0
2017-11-01bsp: Make riscv_generic work for both riscv32 and riscv64 - v2Hesham Almatary1-6/+4
2017-10-28bsp: Add new riscv_generic bsp v3Hesham Almatary1-0/+122
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 23:23:57 +0000