index
:
rtems
4.10
4.11
4.8
4.9
5
master
RTEMS Kernel, file-systems, drivers, BSPs, samples, and testsuite.
devel@rtems.org
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
bsps
/
riscv
/
riscv
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
bsps/riscv: Add missing include
Sebastian Huber
2022-02-25
1
-0
/
+1
*
bsp_specs: Delete last remnants of these.
Joel Sherrill
2021-11-29
1
-0
/
+0
*
build: Remove old build system
Sebastian Huber
2021-09-21
2
-62
/
+0
*
score: Canonicalize _CPU_Fatal_halt()
Sebastian Huber
2021-07-28
1
-1
/
+2
*
bsps/irq: bsp_interrupt_facility_initialize()
Sebastian Huber
2021-07-27
1
-3
/
+1
*
bsps/irq: bsp_interrupt_set_affinity()
Sebastian Huber
2021-07-26
2
-4
/
+6
*
bsps/irq: bsp_interrupt_get_affinity()
Sebastian Huber
2021-07-26
2
-2
/
+4
*
bsps/irq: bsp_interrupt_vector_disable()
Sebastian Huber
2021-07-26
1
-1
/
+3
*
bsps/irq: bsp_interrupt_vector_enable()
Sebastian Huber
2021-07-26
1
-1
/
+3
*
bsps/irq: Add rtems_interrupt_is_pending()
Sebastian Huber
2021-07-26
1
-0
/
+11
*
bsps/irq: Add rtems_interrupt_get_attributes()
Sebastian Huber
2021-07-26
1
-0
/
+8
*
bsps/irq: Add rtems_interrupt_raise()
Sebastian Huber
2021-07-26
1
-0
/
+23
*
bsps/irq: Add rtems_interrupt_vector_is_enabled()
Sebastian Huber
2021-07-26
1
-0
/
+11
*
bsps/irq: Remove BSP_INTERRUPT_VECTOR_MAX
Sebastian Huber
2021-06-24
1
-1
/
+0
*
bsps/irq: Add BSP_INTERRUPT_VECTOR_COUNT
Sebastian Huber
2021-06-24
1
-0
/
+1
*
bsps/irq: Remove BSP_INTERRUPT_VECTOR_MIN
Sebastian Huber
2021-06-24
1
-2
/
+0
*
bsps/riscv: Add per cpu clock interrupt
Jan Sommer
2021-03-23
1
-10
/
+49
*
bsp/riscv: Re-license to BSD-2-Clause
Sebastian Huber
2021-02-09
1
-10
/
+37
*
bsps: Replace bsp_specs with an empty file
Sebastian Huber
2021-01-28
1
-9
/
+0
*
bsps/riscv: Add bsp_fdt_map_intr()
Sebastian Huber
2020-09-23
1
-0
/
+6
*
riscv: Make sifive_test finisher 4 bytes
Hesham Almatary
2020-09-17
1
-1
/
+1
*
htif_console_handler is defined in htif.c
Hesham Almatary
2020-09-06
1
-1
/
+1
*
Use RTEMS_SYSINIT_ORDER_LAST_BUT_5
Sebastian Huber
2020-02-04
1
-1
/
+1
*
Regenerate headers.am
Sebastian Huber
2019-11-29
1
-0
/
+1
*
bsp/riscv: Fix format and warnings
Sebastian Huber
2019-11-14
2
-45
/
+27
*
bsp/riscv: Fix use of uninitialized integer
Sebastian Huber
2019-11-14
1
-6
/
+1
*
bsp/riscv: riscv_get_core_frequency()
Sebastian Huber
2019-11-14
2
-43
/
+23
*
bsps/riscv: UART - Read reg-shift from DTB to properly set/get registers
Hesham Almatary
2019-10-30
1
-2
/
+13
*
riscv: Add new BSP cfg variants to be built with llvm/clang
Hesham Almatary
2019-10-27
8
-0
/
+112
*
riscv: add freedom E310 Arty A7 bsp
Pragnesh Patel
2019-10-23
7
-5
/
+312
*
score: Rename _SMP_Get_processor_count()
Sebastian Huber
2019-04-11
1
-9
/
+9
*
bsps: Adjust bsp.h Doxygen groups
Sebastian Huber
2019-03-08
1
-0
/
+20
*
riscv: add griscv bsp
Jiri Gaisler
2019-01-22
3
-532
/
+5
*
bsp/riscv: Clear boot command line
Sebastian Huber
2019-01-08
1
-0
/
+1
*
score: Rename interrupt stack symbols
Sebastian Huber
2018-11-08
1
-3
/
+3
*
riscv: Allow platforms with no PLIC to proceed
Hesham Almatary
2018-09-17
1
-0
/
+5
*
bsp/riscv: Add missing BSP variant
Sebastian Huber
2018-08-02
1
-0
/
+9
*
bsp/riscv: Fix build with RTEMS_SMP undefined
Sebastian Huber
2018-08-02
3
-12
/
+10
*
bsp/riscv: Fix a synchronization issue for PLIC
Sebastian Huber
2018-08-02
1
-0
/
+8
*
bsp/riscv: Remove unused variable
Sebastian Huber
2018-08-01
1
-4
/
+0
*
bsp/riscv: Add NS16750 support to console driver
Sebastian Huber
2018-08-01
1
-36
/
+74
*
bsp/riscv: Initialize FPU depending on ISA
Sebastian Huber
2018-08-01
1
-1
/
+4
*
bsp/riscv: Fix clock driver
Sebastian Huber
2018-08-01
1
-17
/
+49
*
bsp/riscv: Fix inter-processor interrupts
Sebastian Huber
2018-07-27
1
-1
/
+7
*
riscv: Rework CPU counter support
Sebastian Huber
2018-07-27
1
-4
/
+18
*
bsp/riscv: Use interrupt driven NS16550 driver
Sebastian Huber
2018-07-25
1
-1
/
+9
*
bsp/riscv: Add PLIC support
Sebastian Huber
2018-07-25
4
-2
/
+258
*
bsp/riscv: Add simple SMP support to clock driver
Sebastian Huber
2018-07-25
1
-0
/
+2
*
bsp/riscv: Use CPU counter btimer
Sebastian Huber
2018-07-25
1
-68
/
+0
*
bsp/riscv: Add basic SMP startup
Sebastian Huber
2018-07-25
6
-26
/
+295
[next]