summaryrefslogtreecommitdiffstats
path: root/bsps/arm/xilinx-zynq/include/bsp.h (unfollow)
Commit message (Expand)AuthorFilesLines
2024-04-04dev/serial: Add Zynq UART kernel I/O supportSebastian Huber1-3/+0
2024-04-04dev/serial: Add ZYNQ_UART_[01]_BASE_ADDRSebastian Huber1-0/+1
2023-05-20Update company nameSebastian Huber1-1/+1
2020-12-02bsps: Move zynq-uart to bsps/sharedKinsey Moore1-1/+1
2019-04-11bsp/zynq-uart: Remove zynq_uart_instances from headerJeff Kubascik1-0/+3
2019-04-10bsp/xilinx-zynq: Relicense to BSD-2-ClauseSebastian Huber1-9/+22
2019-03-08bsps: Adjust bsp.h Doxygen groupsSebastian Huber1-10/+13
2019-03-04bsps: Adjust architecture Doxygen groupsSebastian Huber1-1/+1
2018-01-25Remove make preinstallChris Johns1-0/+0
2016-03-29arm/xilinx-zynq: Remove include of <rtems/console.h> from <bsp.h> and fix war...Joel Sherrill1-1/+0
2016-03-25arm/xilinx-zynq/include/bsp.h: Do not include <rtems/clockdrv.h>Joel Sherrill1-1/+0
2014-11-20bsps/arm: L2C 310 add compile time checksSebastian Huber1-1/+3
2014-11-20bsps/arm: L2C 310 rename BSP_ARM_L2CC_BASESebastian Huber1-1/+1
2014-11-20bsp/xilinx-zynq: Add zync_clock_cpu_1x()Sebastian Huber1-1/+3
2014-03-21Change all references of rtems.com to rtems.org.Chris Johns1-1/+1
2014-03-13libbsp/xilinx-zynq: Share handling for ARM cache controller L2C-310Ralf Kirchner1-0/+2
2014-02-19score: Add RTEMS_FATAL_SOURCE_BSPSebastian Huber1-7/+0
2014-02-10bsps/arm: Use Global Timer for Cortex-A9 MPCoreSebastian Huber1-0/+2
2013-12-22arm_xilinx-zynq: added new doxygenDaniel Ramirez1-2/+19
2013-12-19arm/zynq: Add support for application supplied MMU tables.Chris Johns1-0/+9
2013-05-31bsps/arm: Add SMP supportSebastian Huber1-0/+6
2013-05-31bsps/arm: Merge ARMv7 MMU section definitionsSebastian Huber1-27/+0
2013-05-06bsp/xilinx-zynq: New BSPSebastian Huber1-6/+6
2013-05-03bsp/realview-pbx-a9: New BSPSebastian Huber1-0/+76
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 05:22:25 +0000