summaryrefslogtreecommitdiffstats
path: root/bsps/arm/shared/cache/cache-cp15.h (unfollow)
Commit message (Expand)AuthorFilesLines
2023-05-26bsps: Improve Doxygen file commentsSebastian Huber1-3/+4
2023-05-20Update company nameSebastian Huber1-1/+1
2022-07-08bsps/arm/shared: Change license to BSD-2Joel Sherrill1-3/+22
2022-03-10bsps/arm/: Scripted embedded brains header file clean upJoel Sherrill1-6/+0
2019-03-08bsps: Adjust shared Doxygen groupsSebastian Huber1-1/+1
2018-12-21ARM_CACHE_L1_CPU_SUPPORT_PROVIDES_RANGE_FUNCTIONSSebastian Huber1-1/+0
2018-01-31bsps: Rework cache manager implementationSebastian Huber1-2/+0
2016-07-20arm/bsps: CP15 and basic cache support entire cache clean for more architectu...Pavel Pisa1-1/+5
2016-07-04bsps/arm: basic on core cache support changed to use l1 functions.Pavel Pisa1-42/+29
2015-07-21bsps/arm: Update due to API changesSebastian Huber1-4/+4
2014-11-20bsps/arm: L1 cache support changesSebastian Huber1-16/+21
2014-06-06bsps/arm: Change L2 cache initializationSebastian Huber1-47/+0
2014-06-05bsps/arm: Simplify L1 caches supportSebastian Huber1-55/+12
2014-04-17bsp/arm: Add cache size methodsRalf Kirchner1-0/+33
2014-04-17bsp/arm: Remove unused cache store methodsRalf Kirchner1-9/+0
2014-04-17bsp/arm: Correct cache misalignment handlingRalf Kirchner1-6/+6
2014-04-17bsp/arm: Consistenly same handling for flushingRalf Kirchner1-2/+2
2014-04-17bsp/arm: RTEMS_SMP to arm erratum 764369 detectionRalf Kirchner1-8/+4
2014-04-17bsp/arm: Cleanup L1 cacheRalf Kirchner1-2/+2
2014-03-13bsp/arm: Add handling for level 2 L2C-310 cache controllerRalf Kirchner1-0/+483
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-01 08:08:01 +0000