summaryrefslogtreecommitdiffstats
path: root/bsps/aarch64/shared/start (unfollow)
Commit message (Expand)AuthorFilesLines
2022-11-09bsps/aarch64: Ensure FPU trap state is consistentKinsey Moore1-0/+6
2022-08-12bsps: Fix .data.rel.ro placementSebastian Huber1-1/+1
2022-07-28basp/aarch64: Make the unexpected sections origin address 64bitChris Johns1-1/+1
2022-07-15bsps: Sort .noinit* sectionsSebastian Huber1-1/+1
2022-01-12aarch64: always boot into EL1NSGedare Bloom1-19/+27
2022-01-12bsps/aarch64: refactor register init and hooksGedare Bloom1-40/+41
2021-12-13bsps/aarch64: Support .noinit linker sectionSebastian Huber1-0/+7
2021-11-01bsps/aarch64: Mask debug events from startupKinsey Moore1-2/+2
2021-09-21cpukit: Add AArch64 SMP SupportKinsey Moore2-6/+91
2021-06-24aarch64: whitespace fixes in start.SGedare Bloom1-166/+166
2021-06-24bsps/aarch64: replace boot options with asm switch codeGedare Bloom1-7/+8
2021-06-24bsps/aarch64: add non-secure mode and versal supportGedare Bloom1-2/+16
2021-06-24aarch64: add support to drop EL3 to EL2Kinsey Moore1-1/+26
2021-03-05bsps/aarch64: Add support for EL2 startKinsey Moore1-0/+25
2021-03-05bsps/aarch64: RTEMS_DEBUG stack alignment faultsKinsey Moore1-0/+8
2021-03-05bsps/aarch64: Resolve usage of SUBALIGN()Kinsey Moore1-4/+2
2021-01-26bsps: Add missing DWARF 5 sectionsSebastian Huber1-3/+5
2021-01-25bsps: Support DWARF 5 sectionsSebastian Huber1-8/+13
2020-11-23spec/aarch64: Only apply SUBALIGN(4) to ILP32Kinsey Moore1-2/+4
2020-10-05bsps: Add Cortex-A53 ILP32 BSP variantKinsey Moore1-0/+16
2020-10-05bsps: Add Cortex-A53 LP64 basic BSPKinsey Moore2-0/+644