summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* Documented the following Event Logging routines:Wade A Smith1998-08-101-48/+172
| | | | | | log_write, log_open, log_read, log_notify, log_close, log_seek, log_severity_before, log_facilityemptyset, log_facilityfillset, log_facilityaddset, log_facilitydelset, and log_facilityismember
* Documented the dump_setpath function.Wade A Smith1998-08-101-4/+22
|
* Added documentation for the following Configuration Space Operations:Wade A Smith1998-08-101-46/+342
| | | | | cfg_mount, cfg_unmount, cfg_mknod, cfg_set, cfg_get, cfg_link, cfg_unlink, cfg_open, cfg_read, cfg_children, cfg_mark, and cfg_close
* Reordered some stuff.Joel Sherrill1998-08-081-7/+10
|
* changed version to 980808Joel Sherrill1998-08-082-2/+2
|
* Corrected spacing.Joel Sherrill1998-08-081-1/+1
|
* Changed debug level.Joel Sherrill1998-08-082-36/+96
| | | | | | | | | | | | | | | | Moved CAM Descriptor types to sonic.h. CAM memory is now malloced to insure it shares the same upper address bits. Removed increment of RX interrupt count on TX interrupt path. Added SONIC_DEBUG_FRAGMENTS and SONIC_DEBUG_CAM conditionals. Fixed bugs in fragment manipulation. First bug was that the pad overwrote the last fragment. The second bug was that the link information overwrote the size of the last fragment. Rewrote initialization of TDA to simplify it.
* changed version to 9800808Joel Sherrill1998-08-082-2/+2
|
* Removed SonicRegisters structure since we now use register indicesJoel Sherrill1998-08-061-83/+15
| | | | | | | | and access routines. Added revision constants. Added in_use and EOL field values.
* Enabled specific types of debug info.Joel Sherrill1998-08-061-31/+55
| | | | | | | | | | | | Added pointer to RDA to sonic structure. Added macro names for values used in the in_use field of RDA entries. Rewrote the RX Descriptor Area initialization loop. Added a check to barf if this is a Rev B sonic chip. Enabled check that the CAM was properly loaded.
* Changed debug enable macros to support individually enabling differentJoel Sherrill1998-08-061-15/+30
| | | | | | | types of debug information. Removed call to rtems_panic which was based on checking a variable which was no longer being set.
* Card Resource Register was a 16-bit register not a 32-bit one.Joel Sherrill1998-08-065-28/+36
| | | | Used existing constants for bits on the register.
* Added support for the Card Resource Register. The new probe routinesJoel Sherrill1998-08-065-8/+107
| | | | | check for the presence of the DUART, SCC, and RTC. The SONIC check needs to be added in the future as the network driver is libchip'ed.
* Commented out the code which yields the CPU when the serial controller isJoel Sherrill1998-08-056-0/+12
| | | | | busy. This type of behavior perturbs the tests and many of them will not pass.
* Added constants which made the multiple bit settings more readableJoel Sherrill1998-08-051-0/+25
| | | | for the Data Configuration Register (DCR).
* DCR setting changed to match what the DY-4 Firmware initialized it to.Joel Sherrill1998-08-051-135/+259
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | This primarily included setting the state of the programmable outputs and the RX and TX FIFO depths. Moved all of the TX, RX, and RRA data structure initialization to before the hardware initialization. As part of this, the hardware initialization was consolidated. More than likely, some of this movement broke stuff. Used constants added to sonic.h which gave more logical names to some of the register bit settings. Switched to calloc to insure the data areas where initialized to 0. Commented out a panic check in the RX server which may or may not have been right. Increased the size of the CAM initialization area. It is possible that this could be decreased or code added to handle the management of multiple hardware addresses. Added sonic read and write register routines which aid greatly in debugging and provide the core for the eventual movement of this driver to libchip. Added debug code to the read and write register routines which can print the value read from or written to a register. This code also prints the register name which significantly eases reading the log.
* Patch from Eric Valette <valette@crf.canon.fr> which brings the i386ex BSPJoel Sherrill1998-08-0527-578/+379
| | | | inline with the new IRQ structure.
* changed load addressJoel Sherrill1998-08-051-2/+5
|
* Automatic CPU type detection code from Eric Valette <valette@crf.canon.fr>.Joel Sherrill1998-08-0517-30/+698
| | | | Enabled on the pc386.
* Fixed name of Buffer so this would compile.Joel Sherrill1998-08-051-3/+3
|
* Redid Makefiles to properly do a preinstall. There was remnants of theJoel Sherrill1998-08-0511-62/+20
| | | | old way of setting th cpu family and model string names.
* Added print of the order in which the directories are preinstalled.Joel Sherrill1998-08-051-1/+9
|
* More complete shells generated.Joel Sherrill1998-08-0418-277/+1245
|
* Switched to read/write register routines and added some basic debugJoel Sherrill1998-08-032-332/+473
| | | | help.
* Added many new chaptersJoel Sherrill1998-08-0318-15/+3791
|
* Under allcoated task stacks.Joel Sherrill1998-08-032-2/+2
|
* Changed to be posix users "new"Joel Sherrill1998-08-011-2/+4
|
* Added files and directories.Joel Sherrill1998-08-011-1/+9
|
* Fixed to add files and directories.Joel Sherrill1998-08-011-7/+13
| | | | Fixed so this is installed as "POSIX Users New"
* Added process and procenv.Joel Sherrill1998-08-011-3/+15
|
* Added language variables.Joel Sherrill1998-08-011-1/+14
|
* Now generates complete template for chapters.Joel Sherrill1998-08-011-53/+85
|
* New files -- automatically gnerated templates.Joel Sherrill1998-08-012-0/+722
|
* New fileJoel Sherrill1998-08-011-0/+65
|
* Removed items which are now automatically generated.Joel Sherrill1998-08-011-41/+1
|
* New file.Joel Sherrill1998-08-011-0/+98
|
* Removed all node and menu information since this information is nowJoel Sherrill1998-08-019-563/+12
| | | | | | | automatically generated. Removed any attempts to link across chapter boundaries since the manual is incomplete.
* Modified so chapters are automatically generated.Joel Sherrill1998-08-011-8/+4
|
* New fileJoel Sherrill1998-08-011-0/+7
|
* Don't automatically generate this one.Joel Sherrill1998-08-011-0/+0
|
* Moved to thread.t and node information automatically generatedJoel Sherrill1998-08-011-1025/+0
|
* Moved to signal.t and node information automatically generatedJoel Sherrill1998-08-011-691/+0
|
* Moved to sched.t and node information automatically generatedJoel Sherrill1998-08-011-228/+0
|
* Moved to preface.t and node information automatically generatedJoel Sherrill1998-08-011-21/+0
|
* Moved to mutex.t and node information automatically generatedJoel Sherrill1998-08-011-642/+0
|
* Moved to key.t and node information automatically generatedJoel Sherrill1998-08-011-179/+0
|
* Moved to cond.t and node information automatically generatedJoel Sherrill1998-08-011-386/+0
|
* Moved to clock.t and node information automatically generatedJoel Sherrill1998-08-011-264/+0
|
* Added automatic generation of files.Joel Sherrill1998-08-019-1/+3478
|
* Moved to network demosJoel Sherrill1998-08-011-8/+1
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-03 05:37:54 +0000