summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/hppa1.1/cpu_asm.S
diff options
context:
space:
mode:
Diffstat (limited to 'cpukit/score/cpu/hppa1.1/cpu_asm.S')
-rw-r--r--cpukit/score/cpu/hppa1.1/cpu_asm.S28
1 files changed, 27 insertions, 1 deletions
diff --git a/cpukit/score/cpu/hppa1.1/cpu_asm.S b/cpukit/score/cpu/hppa1.1/cpu_asm.S
index 1c6874f8a9..7ad9b39810 100644
--- a/cpukit/score/cpu/hppa1.1/cpu_asm.S
+++ b/cpukit/score/cpu/hppa1.1/cpu_asm.S
@@ -23,6 +23,29 @@
#include <rtems/score/cpu.h>
#include <rtems/score/offsets.h>
+#if 0
+#define TEXT_SEGMENT \
+ .SPACE $TEXT$ !\
+ .SUBSPA $CODE$
+#define RO_SEGMENT \
+ .SPACE $TEXT$ !\
+ .SUBSPA $lit$
+#define DATA_SEGMENT \
+ .SPACE $PRIVATE$ !\
+ .SUBSPA $data$
+#define BSS_SEGMENT \
+ .SPACE $PRIVATE$ !\
+ .SUBSPA $bss$
+#else
+#define TEXT_SEGMENT .text
+#define RO_SEGMENT .rodata
+#define DATA_SEGMENT .data
+#define BSS_SEGMENT .bss
+#endif
+
+
+
+#if 0
.SPACE $PRIVATE$
.SUBSPA $DATA$,QUAD=1,ALIGN=8,ACCESS=31
.SUBSPA $BSS$,QUAD=1,ALIGN=8,ACCESS=31,ZERO,SORT=82
@@ -32,6 +55,9 @@
.SPACE $TEXT$
.SUBSPA $CODE$
+#endif
+ TEXT_SEGMENT
+
/*
* Special register usage for context switch and interrupts
* Stay away from %cr28 which is used for TLB misses on 72000
@@ -311,7 +337,7 @@ stack_done:
.import _ISR_Vector_table,data
ldil L%_ISR_Vector_table,%r8
ldo R%_ISR_Vector_table(%r8),%r8
- ldw (%r8),%r8
+ ldw 0(%r8),%r8
ldwx,s %r9(%r8),%r8
/*