summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/mips/mongoosev/vectorisrs
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libcpu/mips/mongoosev/vectorisrs')
-rw-r--r--c/src/lib/libcpu/mips/mongoosev/vectorisrs/Makefile.am2
-rw-r--r--c/src/lib/libcpu/mips/mongoosev/vectorisrs/maxvectors.c33
-rw-r--r--c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c184
3 files changed, 36 insertions, 183 deletions
diff --git a/c/src/lib/libcpu/mips/mongoosev/vectorisrs/Makefile.am b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/Makefile.am
index 16c4dbef0b..761fa2914c 100644
--- a/c/src/lib/libcpu/mips/mongoosev/vectorisrs/Makefile.am
+++ b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/Makefile.am
@@ -6,7 +6,7 @@ AUTOMAKE_OPTIONS = foreign 1.4
PGM = $(ARCH)/vectorisrs.rel
-C_FILES = vectorisrs.c
+C_FILES = maxvectors.c vectorisrs.c
vectorisrs_rel_OBJECTS = $(C_FILES:%.c=$(ARCH)/%.o) $(S_FILES:%.S=$(ARCH)/%.o)
diff --git a/c/src/lib/libcpu/mips/mongoosev/vectorisrs/maxvectors.c b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/maxvectors.c
new file mode 100644
index 0000000000..ff9fef73a8
--- /dev/null
+++ b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/maxvectors.c
@@ -0,0 +1,33 @@
+/*
+ * This file contains the maximum number of vectors. This can not
+ * be determined without knowing the RTEMS CPU model.
+ *
+ * COPYRIGHT (c) 1989-2000.
+ * On-Line Applications Research Corporation (OAR).
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.OARcorp.com/rtems/license.html.
+ *
+ * $Id$
+ */
+
+/*
+ * Reserve first 32 for exceptions.
+ */
+
+/*
+ * The Synova Mongoose-V attached one of the eight interrupt bits
+ * to a Peripheral Function Interrupt Cause Register on-CPU.
+ * This results in: 2 software interrupts, 5 interrupts
+ * through the IP bits, and 32 more from the PFICR. Some of
+ * these are reserved but for simplicity in processing, we
+ * reserve slots for those bits anyway.
+ */
+
+#include <rtems.h>
+#include <libcpu/mongoose-v.h>
+
+unsigned int mips_interrupt_number_of_vectors = MONGOOSEV_MAXIMUM_VECTORS;
+
+
diff --git a/c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c
index 50e1272bac..4adbdc30e8 100644
--- a/c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c
+++ b/c/src/lib/libcpu/mips/mongoosev/vectorisrs/vectorisrs.c
@@ -29,11 +29,6 @@
#include <bspIo.h> /* for printk */
-
-
-
-
-
void mips_vector_isr_handlers( CPU_Interrupt_frame *frame )
{
unsigned32 sr, srmaskoff;
@@ -117,12 +112,6 @@ void mips_vector_isr_handlers( CPU_Interrupt_frame *frame )
mips_set_sr( sr );
}
-
-
-
-
-
-
void mips_default_isr( int vector )
{
unsigned int sr;
@@ -131,17 +120,11 @@ void mips_default_isr( int vector )
mips_get_sr( sr );
mips_get_cause( cause );
- printk( "Unhandled isr exception: vector 0x%02x, cause 0x%08X, sr 0x%08X\n", vector, cause, sr );
+ printk( "Unhandled isr exception: vector 0x%02x, cause 0x%08X, sr 0x%08X\n",
+ vector, cause, sr );
rtems_fatal_error_occurred(1);
}
-
-
-
-
-
-
-
/* userspace routine to assert either software interrupt */
int assertSoftwareInterrupt( unsigned32 n )
@@ -159,166 +142,3 @@ int assertSoftwareInterrupt( unsigned32 n )
else return -1;
}
-
-
-
-
-
-
-
-
-
-
-/* exception vectoring, from vectorexceptions.c */
-
-/*#include <rtems.h>
-#include <stdlib.h>
-#include "iregdef.h"
-#include <bsp.h>
-#include <bspIo.h>*/
-
-
-
-
-char *cause_strings[32] =
-{
- /* 0 */ "Int",
- /* 1 */ "TLB Mods",
- /* 2 */ "TLB Load",
- /* 3 */ "TLB Store",
- /* 4 */ "Address Load",
- /* 5 */ "Address Store",
- /* 6 */ "Instruction Bus Error",
- /* 7 */ "Data Bus Error",
- /* 9 */ "Syscall",
- /* 10 */ "Breakpoint",
- /* 11 */ "Reserved Instruction",
- /* 12 */ "Coprocessor Unuseable",
- /* 13 */ "Overflow",
- /* 14 */ "Trap",
- /* 15 */ "Instruction Virtual Coherency Error",
- /* 16 */ "FP Exception",
- /* 17 */ "Reserved 17",
- /* 18 */ "Reserved 17",
- /* 19 */ "Reserved 17",
- /* 20 */ "Reserved 20",
- /* 21 */ "Reserved 21",
- /* 22 */ "Reserved 22",
- /* 23 */ "Watch",
- /* 24 */ "Reserved 24",
- /* 25 */ "Reserved 25",
- /* 26 */ "Reserved 26",
- /* 27 */ "Reserved 27",
- /* 28 */ "Reserved 28",
- /* 29 */ "Reserved 29",
- /* 30 */ "Reserved 30",
- /* 31 */ "Data Virtual Coherency Error"
-};
-
-
-
-struct regdef
-{
- int offset;
- char *name;
-};
-
-
-/*
- * this struct holds the set of registers we're going to dump on an
- * exception, the symbols are defined by iregdef.h, and they are set
- * by cpu_asm.S into the CPU_Interrupt_frame passed here by
- * ISR_Handler. Note not all registers are stored, only those used
- * by the cpu_asm.S code. Refer to cpu_asm.S
- */
-
-
-struct regdef dumpregs[]= { { R_RA, "R_RA" }, { R_V0, "R_V0" }, { R_V1, "R_V1" }, { R_A0, "R_A0" }, { R_A1, "R_A1" }, { R_A2, "R_A2" }, \
- { R_A3, "R_A3" }, { R_T0, "R_T0" }, { R_T1, "R_T1" }, { R_T2, "R_T2" }, { R_T3, "R_T3" }, { R_T4, "R_T4" }, \
- { R_T5, "R_T5" }, { R_T6, "R_T6" }, { R_T7, "R_T7" }, { R_T8, "R_T8" }, { R_MDLO, "R_MDLO" }, { R_MDHI, "R_MDHI" }, \
- { R_GP, "R_GP" }, { R_FP, "R_FP" }, { R_AT, "R_AT" }, { R_EPC,"R_EPC"}, { -1, NULL } };
-
-
-
-void mips_default_exception_code_handler( int exc, CPU_Interrupt_frame *frame )
-{
- unsigned int sr;
- unsigned int cause;
- int i, j;
-
- mips_get_sr( sr );
- mips_get_cause( cause );
-
- printk( "Unhandled exception %d\n", exc );
- printk( "sr: 0x%08x cause: 0x%08x --> %s\n", sr, cause, cause_strings[(cause >> 2) &0x1f] );
-
- for(i=0; dumpregs[i].offset > -1; i++)
- {
- printk(" %s", dumpregs[i].name);
- for(j=0; j< 7-strlen(dumpregs[i].name); j++) printk(" ");
- printk(" %08X\n", frame->regs[dumpregs[i].offset] );
- }
-
- rtems_fatal_error_occurred(1);
-}
-
-
-
-
-
-
-
-#define CALL_EXC(_vector,_frame) \
- do { \
- if( _ISR_Vector_table[_vector] ) \
- (_ISR_Vector_table[_vector])(_vector,_frame); \
- else \
- mips_default_exception_code_handler( _vector, _frame ); \
- } while(0)
-
-
-
-
-
-void mips_vector_exceptions( CPU_Interrupt_frame *frame )
-{
- unsigned32 cause;
- unsigned32 exc;
-
- mips_get_cause( cause );
- exc = (cause >> 2) & 0x1f;
-
- if( exc == 4 )
- CALL_EXC( MONGOOSEV_EXCEPTION_ADEL, frame );
-
- else if( exc == 5 )
- CALL_EXC( MONGOOSEV_EXCEPTION_ADES, frame );
-
- else if( exc == 6 )
- CALL_EXC( MONGOOSEV_EXCEPTION_IBE, frame );
-
- else if( exc == 7 )
- CALL_EXC( MONGOOSEV_EXCEPTION_DBE, frame );
-
- else if( exc == 8 )
- CALL_EXC( MONGOOSEV_EXCEPTION_SYSCALL, frame );
-
- else if( exc == 9 )
- CALL_EXC( MONGOOSEV_EXCEPTION_BREAK, frame );
-
- else if( exc == 10 )
- CALL_EXC( MONGOOSEV_EXCEPTION_RI, frame );
-
- else if( exc == 11 )
- CALL_EXC( MONGOOSEV_EXCEPTION_CPU, frame );
-
- else if( exc == 12 )
- CALL_EXC( MONGOOSEV_EXCEPTION_OVERFLOW, frame );
-
- else
- mips_default_exception_code_handler( exc, frame );
-}
-
-
-// eof
-