summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/powerpc/score603e
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libbsp/powerpc/score603e')
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/PCI_bus/PCI.c2
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/PCI_bus/universe.c3
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/clock/clock.c1
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/configure.ac1
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/console/85c30.c6
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/console/console.c7
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/console/consolebsp.h4
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/console/tbl85c30.c1
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/include/bsp.h4
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/include/gen2.h5
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/include/tod.h1
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/startup/FPGA.c1
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/startup/Hwr_init.c4
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/startup/bspstart.c3
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/startup/genpvec.c2
-rw-r--r--c/src/lib/libbsp/powerpc/score603e/startup/setvec.c2
16 files changed, 0 insertions, 47 deletions
diff --git a/c/src/lib/libbsp/powerpc/score603e/PCI_bus/PCI.c b/c/src/lib/libbsp/powerpc/score603e/PCI_bus/PCI.c
index feb01efb96..d2f15c8896 100644
--- a/c/src/lib/libbsp/powerpc/score603e/PCI_bus/PCI.c
+++ b/c/src/lib/libbsp/powerpc/score603e/PCI_bus/PCI.c
@@ -29,8 +29,6 @@ void PCI_bus_delay ()
asm(" nop");
}
-
-
/*
* PCI_bus_write
*/
diff --git a/c/src/lib/libbsp/powerpc/score603e/PCI_bus/universe.c b/c/src/lib/libbsp/powerpc/score603e/PCI_bus/universe.c
index fda1760b0e..223fa40d30 100644
--- a/c/src/lib/libbsp/powerpc/score603e/PCI_bus/universe.c
+++ b/c/src/lib/libbsp/powerpc/score603e/PCI_bus/universe.c
@@ -21,7 +21,6 @@
********************************************************************
********************************************************************/
-
/********************************************************************
********************************************************************
********* *********
@@ -138,7 +137,6 @@ typedef struct {
volatile Universe_Memory *UNIVERSE =
(volatile Universe_Memory *)SCORE603E_UNIVERSE_BASE;
-
/********************************************************************
********************************************************************
********* *********
@@ -242,7 +240,6 @@ void initialize_universe()
}
-
/*
* Set the slave VME base address to the specified base address.
* Note: Lower 12 bits[11:0] will be masked out prior to setting the VMEbus
diff --git a/c/src/lib/libbsp/powerpc/score603e/clock/clock.c b/c/src/lib/libbsp/powerpc/score603e/clock/clock.c
index 7d768acea7..5c7b2bf1b0 100644
--- a/c/src/lib/libbsp/powerpc/score603e/clock/clock.c
+++ b/c/src/lib/libbsp/powerpc/score603e/clock/clock.c
@@ -56,7 +56,6 @@ rtems_device_minor_number rtems_clock_minor;
asm volatile( "mtdec %0" : "=r" ((_clicks)) : "r" ((_clicks)) ); \
} while (0)
-
/*
* Clock_isr
*
diff --git a/c/src/lib/libbsp/powerpc/score603e/configure.ac b/c/src/lib/libbsp/powerpc/score603e/configure.ac
index 493013fe96..ed3bf6a266 100644
--- a/c/src/lib/libbsp/powerpc/score603e/configure.ac
+++ b/c/src/lib/libbsp/powerpc/score603e/configure.ac
@@ -15,7 +15,6 @@ RTEMS_PROG_CC_FOR_TARGET([-ansi -fasm])
RTEMS_CANONICALIZE_TOOLS
RTEMS_PROG_CCAS
-
RTEMS_BSPOPTS_SET([CONSOLE_USE_INTERRUPTS],[*],[0])
RTEMS_BSPOPTS_HELP([CONSOLE_USE_INTERRUPTS],
[whether using console interrupts])
diff --git a/c/src/lib/libbsp/powerpc/score603e/console/85c30.c b/c/src/lib/libbsp/powerpc/score603e/console/85c30.c
index 0bad370f35..487f8e1a10 100644
--- a/c/src/lib/libbsp/powerpc/score603e/console/85c30.c
+++ b/c/src/lib/libbsp/powerpc/score603e/console/85c30.c
@@ -25,7 +25,6 @@
#define STATUS_REGISTER 0x00
#define DATA_REGISTER 0x08
-
#define Z8530_Status_Is_RX_character_available( _status ) \
( (_status) & 0x01 )
@@ -57,7 +56,6 @@ static const unsigned char Stop_bit_85c30[] = {
static const unsigned char Parity_85c30[] = {
Z8530_PARITY_NONE, Z8530_PARITY_ODD, Z8530_PARITY_EVEN };
-
/* PAGE
*
* Read_85c30_register
@@ -102,7 +100,6 @@ static void Write_85c30_register(
rtems_bsp_delay_in_bus_cycles( 40 );
}
-
/* PAGE
*
* Reset_85c30_chip
@@ -119,7 +116,6 @@ void Reset_85c30_chip(
Write_85c30_register( ctrl_1, 0x09, 0x40 );
}
-
/* PAGE
*
* initialize_85c30_port
@@ -285,7 +281,6 @@ void initialize_85c30_port(
*/
Write_85c30_register( ctrl, 9, 0x0A );
-
/* XXX */
/*
@@ -362,7 +357,6 @@ int inbyte_nonblocking_85c30(
return data;
}
-
/*
* Interrupt driven console IO
*/
diff --git a/c/src/lib/libbsp/powerpc/score603e/console/console.c b/c/src/lib/libbsp/powerpc/score603e/console/console.c
index 78cf33c9e0..249ae2c6f1 100644
--- a/c/src/lib/libbsp/powerpc/score603e/console/console.c
+++ b/c/src/lib/libbsp/powerpc/score603e/console/console.c
@@ -158,8 +158,6 @@ rtems_device_driver console_control(
return rtems_termios_ioctl (arg);
}
-
-
/*
* Interrupt driven console IO
*/
@@ -223,7 +221,6 @@ void console_initialize_interrupts( void )
for (i=0; i < NUM_Z85C30_CHIPS; i++)
set_vector( console_isr, Chips_85C30[i].vector, 1 );
-
atexit( console_exit );
}
@@ -235,7 +232,6 @@ void console_outbyte_interrupts(
/* XXXXXX */
#endif
-
/* PAGE
*
* console_initialize
@@ -269,7 +265,6 @@ rtems_device_driver console_initialize(
* Initialize Hardware
*/
-
/*
* INITIALIZE_COM_PORTS is defined in the linker script. If it is
* true all serial chips on the board are to be reset at startup
@@ -403,7 +398,6 @@ rtems_device_driver console_open(
};
#endif
-
/*
* Verify the minor number is valid.
*/
@@ -428,7 +422,6 @@ rtems_device_driver console_open(
return sc;
}
-
#if (CONSOLE_USE_INTERRUPTS)
/*
diff --git a/c/src/lib/libbsp/powerpc/score603e/console/consolebsp.h b/c/src/lib/libbsp/powerpc/score603e/console/consolebsp.h
index 7e20003b41..41f42ad873 100644
--- a/c/src/lib/libbsp/powerpc/score603e/console/consolebsp.h
+++ b/c/src/lib/libbsp/powerpc/score603e/console/consolebsp.h
@@ -22,7 +22,6 @@
extern "C" {
#endif
-
/*
*
* Note: The Ports are numbered 0..NUM_Z85C30_CHIPS with port 0 and 1
@@ -30,7 +29,6 @@ extern "C" {
* second chip...
*/
-
/*
* Z85c30 configuration informaiton.
*/
@@ -85,7 +83,6 @@ typedef struct {
} Console_Protocol;
-
/*
* Structure used for chip level information.
*/
@@ -117,7 +114,6 @@ typedef struct {
extern Chip_85C30_info Chips_85C30 [ NUM_Z85C30_CHIPS ];
extern const Port_85C30_info Ports_85C30 [ NUM_Z85C30_PORTS ];
-
/*
* 85c30.c prototypes.
*/
diff --git a/c/src/lib/libbsp/powerpc/score603e/console/tbl85c30.c b/c/src/lib/libbsp/powerpc/score603e/console/tbl85c30.c
index 2212260e0c..8c8d26302c 100644
--- a/c/src/lib/libbsp/powerpc/score603e/console/tbl85c30.c
+++ b/c/src/lib/libbsp/powerpc/score603e/console/tbl85c30.c
@@ -24,7 +24,6 @@
#define CONSOLE_DEFAULT_WRITE_CHARACTER_BITS CONSOLE_CHARACTER_BITS_8
#define CONSOLE_DEFAULT_CONSOLE_CLOCK CONSOLE_x16_CLOCK
-
#define DEFAULT_PROTOCOL { CONSOLE_DEFAULT_BAUD_RATE, \
CONSOLE_DEFAULT_STOP_BITS, \
CONSOLE_DEFAULT_PARITY, \
diff --git a/c/src/lib/libbsp/powerpc/score603e/include/bsp.h b/c/src/lib/libbsp/powerpc/score603e/include/bsp.h
index 12ba21e3c7..4fe70b199b 100644
--- a/c/src/lib/libbsp/powerpc/score603e/include/bsp.h
+++ b/c/src/lib/libbsp/powerpc/score603e/include/bsp.h
@@ -97,7 +97,6 @@ extern "C" {
asm volatile( "mtdec %0" : "=r" ((_clicks)) : "r" ((_clicks)) ); \
} while (0)
-
#define Clear_tm27_intr() \
do { \
uint32_t _clicks = 0xffffffff; \
@@ -113,7 +112,6 @@ extern "C" {
asm volatile( "mtmsr %0 ;" : "=r" (_msr) : "r" (_msr) ); \
} while (0)
-
/* Constants */
/*
@@ -128,7 +126,6 @@ extern "C" {
* NOTE: Use the standard Clock driver entry
*/
-
/*
* Information placed in the linkcmds file.
*/
@@ -198,7 +195,6 @@ void init_PCI();
void instruction_cache_enable ();
void data_cache_enable ();
-
void initialize_PCI_bridge ();
uint16_t read_and_clear_irq ();
void set_irq_mask(
diff --git a/c/src/lib/libbsp/powerpc/score603e/include/gen2.h b/c/src/lib/libbsp/powerpc/score603e/include/gen2.h
index 64d9c10ba5..fbc78c3fe3 100644
--- a/c/src/lib/libbsp/powerpc/score603e/include/gen2.h
+++ b/c/src/lib/libbsp/powerpc/score603e/include/gen2.h
@@ -56,7 +56,6 @@ extern "C" {
#define SCORE603E_PCI_DEVICE_ADDRESS( _offset) \
((volatile uint32_t*)( SCORE603E_PCI_PMC_DEVICE_BASE + _offset ))
-
#define SCORE603E_PMC_SERIAL_ADDRESS( _offset ) \
((volatile uint8_t*)(SCORE603E_PCI_REGISTER_BASE + _offset))
@@ -91,7 +90,6 @@ extern "C" {
#define SCORE603E_JP1_JP2_PROM_BASE 0xfff00000
#define SCORE603E_NOT_JP1_2_FLASH_BASE 0xff800000
-
#if (SCORE603E_USE_SDS) | (SCORE603E_USE_OPEN_FIRMWARE) | (SCORE603E_USE_NONE)
#define SCORE603E_VME_A16_OFFSET 0x04000000
#elif (SCORE603E_USE_DINK)
@@ -144,7 +142,6 @@ extern "C" {
#define SCORE603E_85C30_4_CLOCK_X SCORE603E_85C30_PMC_CLOCK_X
#define SCORE603E_85C30_5_CLOCK_X SCORE603E_85C30_PMC_CLOCK_X
-
#define SCORE603E_UNIVERSE_CHIP_ID 0x000010E3
/*
@@ -172,7 +169,6 @@ extern "C" {
#define PMC_SET_422_LOOPBACK(_word) (_word | 0x01)
#define PMC_CLEAR_422_LOOPBACK(_word) (_word & 0xfe)
-
/*
* Score603e Interupt Definations.
*/
@@ -239,7 +235,6 @@ extern "C" {
#define MAX_BOARD_IRQS SCORE603E_IRQ19
-
/*
* BSP_TIMER_AVG_OVERHEAD and BSP_TIMER_LEAST_VALID for the shared timer
* driver.
diff --git a/c/src/lib/libbsp/powerpc/score603e/include/tod.h b/c/src/lib/libbsp/powerpc/score603e/include/tod.h
index 41530e6f28..c4f20d30d5 100644
--- a/c/src/lib/libbsp/powerpc/score603e/include/tod.h
+++ b/c/src/lib/libbsp/powerpc/score603e/include/tod.h
@@ -13,7 +13,6 @@
* $Id$
*/
-
#ifndef TOD_H
#define TOD_H
diff --git a/c/src/lib/libbsp/powerpc/score603e/startup/FPGA.c b/c/src/lib/libbsp/powerpc/score603e/startup/FPGA.c
index e1b0091355..da5ffa2a35 100644
--- a/c/src/lib/libbsp/powerpc/score603e/startup/FPGA.c
+++ b/c/src/lib/libbsp/powerpc/score603e/startup/FPGA.c
@@ -89,7 +89,6 @@ void unmask_irq(
set_irq_mask( value );
}
-
void init_irq_data_register()
{
uint32_t index;
diff --git a/c/src/lib/libbsp/powerpc/score603e/startup/Hwr_init.c b/c/src/lib/libbsp/powerpc/score603e/startup/Hwr_init.c
index 3f016c3612..a752fe4e37 100644
--- a/c/src/lib/libbsp/powerpc/score603e/startup/Hwr_init.c
+++ b/c/src/lib/libbsp/powerpc/score603e/startup/Hwr_init.c
@@ -46,11 +46,8 @@
#define PPC603e_SPR_IABR 1010
#define PPC603e_SPR_EAR 282
-
-
#define PCI_MEM_CMD (SCORE603E_PCI_MEM_BASE >> 16)
-
typedef struct {
uint32_t counter_1_100;
uint32_t counter_hours;
@@ -171,7 +168,6 @@ void init_PCI()
); \
} while (0)
-
void instruction_cache_enable ()
{
uint32_t value;
diff --git a/c/src/lib/libbsp/powerpc/score603e/startup/bspstart.c b/c/src/lib/libbsp/powerpc/score603e/startup/bspstart.c
index b3b2c22607..299066969d 100644
--- a/c/src/lib/libbsp/powerpc/score603e/startup/bspstart.c
+++ b/c/src/lib/libbsp/powerpc/score603e/startup/bspstart.c
@@ -136,7 +136,6 @@ void initialize_PMC() {
#endif
-
#if (1)
/*
@@ -159,8 +158,6 @@ void initialize_PMC() {
#endif
}
-
-
/*PAGE
*
* SCORE603e_bsp_postdriver_hook
diff --git a/c/src/lib/libbsp/powerpc/score603e/startup/genpvec.c b/c/src/lib/libbsp/powerpc/score603e/startup/genpvec.c
index b1e59ed579..c552505765 100644
--- a/c/src/lib/libbsp/powerpc/score603e/startup/genpvec.c
+++ b/c/src/lib/libbsp/powerpc/score603e/startup/genpvec.c
@@ -19,7 +19,6 @@
#include <stdio.h> /* for sprintf */
-
/*
* Proto types for this file
*/
@@ -42,7 +41,6 @@ typedef struct
rtems_vector_number vector; /* vector number */
} EE_ISR_Type;
-
/* Note: The following will not work if we add a method to remove
* handlers at a later time.
*/
diff --git a/c/src/lib/libbsp/powerpc/score603e/startup/setvec.c b/c/src/lib/libbsp/powerpc/score603e/startup/setvec.c
index b10521f05e..e6c5048a7c 100644
--- a/c/src/lib/libbsp/powerpc/score603e/startup/setvec.c
+++ b/c/src/lib/libbsp/powerpc/score603e/startup/setvec.c
@@ -42,7 +42,6 @@
#include <rtems.h>
#include <bsp.h>
-
/*
* This routine installs vector number vector.
*
@@ -56,7 +55,6 @@ rtems_isr_entry set_vector( /* returns old vector */
rtems_isr_entry previous_isr;
rtems_status_code status;
-
/*
* vectors greater than PPC603e_IRQ_LAST are handled by the General purpose
* interupt handler.