summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c')
-rw-r--r--c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c513
1 files changed, 0 insertions, 513 deletions
diff --git a/c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c b/c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c
deleted file mode 100644
index 146ae4567c..0000000000
--- a/c/src/lib/libbsp/powerpc/ppcn_60x/nvram/nvram.c
+++ /dev/null
@@ -1,513 +0,0 @@
-/*
- * This file contains the NvRAM driver for the PPCn_60x
- *
- * COPYRIGHT (c) 1998 by Radstone Technology
- *
- *
- * THIS FILE IS PROVIDED TO YOU, THE USER, "AS IS", WITHOUT WARRANTY OF ANY
- * KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK
- * AS TO THE QUALITY AND PERFORMANCE OF ALL CODE IN THIS FILE IS WITH YOU.
- *
- * You are hereby granted permission to use, copy, modify, and distribute
- * this file, provided that this notice, plus the above copyright notice
- * and disclaimer, appears in all copies. Radstone Technology will provide
- * no support for this code.
- *
- */
-
-#include <bsp.h>
-#include "ds1385.h"
-#include "mk48t18.h"
-#include "stk11c68.h"
-
-/*
- * Private types
- */
-typedef
-void
-(*PNVRAMWRITE)
-(
- uint32_t ulOffset,
- uint8_t ucByte
-);
-
-typedef
-uint8_t
-(*PNVRAMREAD)
-(
- uint32_t ulOffset
-);
-
-typedef
-void
-(*PNVRAMCOMMIT)
-(
-);
-
-typedef struct _NVRAM_ENTRY_TABLE
-{
- PNVRAMWRITE nvramWrite;
- PNVRAMREAD nvramRead;
- PNVRAMCOMMIT nvramCommit;
- uint32_t nvramSize;
-} NVRAM_ENTRY_TABLE, *PNVRAM_ENTRY_TABLE;
-
-/*
- * Private routines
- */
-
-/*
- * This routine provides a stub for NvRAM devices which
- * do not require a commit operation
- */
-static void nvramCommitStub();
-
-/*
- * DS1385 specific routines
- */
-static void nvramDsWrite(uint32_t ulOffset, uint8_t ucByte);
-static uint8_t nvramDsRead(uint32_t ulOffset);
-
-/*
- * MK48T18 specific routines
- */
-static void nvramMkWrite(uint32_t ulOffset, uint8_t ucByte);
-static uint8_t nvramMkRead(uint32_t ulOffset);
-
-/*
- * STK11C68 specific routines
- */
-static void nvramStk11C68Commit();
-/*
- * STK11C88 specific routines
- */
-static void nvramStk11C88Commit();
-
-/*
- * NvRAM hook tables
- */
-NVRAM_ENTRY_TABLE nvramDsTable =
-{
- nvramDsWrite,
- nvramDsRead,
- nvramCommitStub,
- DS1385_NVSIZE
-};
-
-NVRAM_ENTRY_TABLE nvramMkTable =
-{
- nvramMkWrite,
- nvramMkRead,
- nvramCommitStub,
- MK48T18_NVSIZE
-};
-
-/*
- * As the STK devicxe is at the same address as the MK device,
- * the MK read/write routines may be used
- */
-NVRAM_ENTRY_TABLE nvramStkTable =
-{
- nvramMkWrite,
- nvramMkRead,
- nvramStk11C68Commit,
- STK11C68_NVSIZE
-};
-
-NVRAM_ENTRY_TABLE nvramStk88Table =
-{
- nvramMkWrite,
- nvramMkRead,
- nvramStk11C88Commit,
- STK11C88_NVSIZE
-};
-
-/*
- * Private variables
- */
-static PNVRAM_ENTRY_TABLE pNvRAMFunc;
-static boolean bNvRAMChanged=FALSE;
-static uint32_t ulPRePOSAreaLength;
-static uint32_t ulPRePOSAreaOffset;
-
-/*
- * Mutual-exclusion semaphore
- */
-static rtems_id semNvRAM;
-
-/*
- * These routines support the ds1385
- */
-static uint8_t nvramDsRead(uint32_t ulOffset)
-{
- uint8_t ucTemp;
-
- ucTemp = ulOffset & 0xff;
- outport_byte(DS1385_PORT_BASE, ucTemp);
-
- ucTemp = (ulOffset >> 8) & 0xf;
- outport_byte((DS1385_PORT_BASE + 1) , ucTemp);
-
- inport_byte(DS1385_PORT_BASE+3, ucTemp);
- return(ucTemp);
-}
-
-static void nvramDsWrite(uint32_t ulOffset, uint8_t ucData)
-{
- uint8_t ucTemp;
-
- ucTemp = (uint8_t)(ulOffset & 0xff);
- outport_byte(DS1385_PORT_BASE, (uint8_t) ucTemp);
-
- ucTemp = (uint8_t)((ulOffset >> 8) & 0xf);
- outport_byte((DS1385_PORT_BASE + 1) , (uint8_t)ucTemp);
-
- outport_byte((DS1385_PORT_BASE+3), ucData);
-}
-
-/*
- * These routines support the MK48T18 and STK11C68
- */
-static uint8_t nvramMkRead(uint32_t ulOffset)
-{
- uint8_t *pNvRAM = (uint8_t*)MK48T18_BASE;
-
- return(pNvRAM[ulOffset]);
-}
-
-static void nvramMkWrite(uint32_t ulOffset, uint8_t ucData)
-{
- uint8_t *pNvRAM = (uint8_t*)MK48T18_BASE;
-
- pNvRAM[ulOffset]=ucData;
-}
-
-/*
- * This routine provides a stub for NvRAM devices which
- * do not require a commit operation
- */
-static void nvramCommitStub()
-{
-}
-
-/*
- * This routine triggers a transfer from the NvRAM to the
- * EE array in the STK11C68 device
- */
-static void nvramStk11C68Commit()
-{
-#if 0
- rtems_interval ticks_per_second;
- rtems_status_code status;
-#endif
-
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- /*
- * Issue Store command
- */
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x0000);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x1555);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x0aaa);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x1fff);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x10f0);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x0f0f);
- EIEIO;
- /*
- * Delay for 10mS to allow store to
- * complete
- */
-#if 0
- status = rtems_clock_get(
- RTEMS_CLOCK_GET_TICKS_PER_SECOND,
- &ticks_per_second
- );
-
- status = rtems_task_wake_after(ticks_per_second/100);
-#endif
- bNvRAMChanged=FALSE;
-
- rtems_semaphore_release(semNvRAM);
-}
-
-/*
- * This routine triggers a transfer from the NvRAM to the
- * EE array in the STK11C88 device
- */
-static void nvramStk11C88Commit()
-{
-#if 0
- rtems_interval ticks_per_second;
- rtems_status_code status;
-#endif
-
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- /*
- * Issue Store command
- */
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x0e38);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x31c7);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x03e0);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x3c1f);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x303f);
- EIEIO;
- (void)pNvRAMFunc->nvramRead(0x0fc0);
- EIEIO;
- /*
- * Delay for 10mS to allow store to
- * complete
- */
-#if 0
- status = rtems_clock_get(
- RTEMS_CLOCK_GET_TICKS_PER_SECOND,
- &ticks_per_second
- );
-
- status = rtems_task_wake_after(ticks_per_second/100);
-#endif
- bNvRAMChanged=FALSE;
-
- rtems_semaphore_release(semNvRAM);
-}
-
-/*
- * These are the publically accessable routines
- */
-/*
- * This routine returns the size of the NvRAM
- */
-uint32_t SizeNvRAM()
-{
- return(ulPRePOSAreaLength);
-}
-
-/*
- * This routine commits changes to the NvRAM
- */
-void CommitNvRAM()
-{
- if(bNvRAMChanged)
- {
- (pNvRAMFunc->nvramCommit)();
- }
-}
-
-/*
- * This routine reads a byte from the NvRAM
- */
-rtems_status_code ReadNvRAM8(uint32_t ulOffset, uint8_t *pucData)
-{
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- *pucData=pNvRAMFunc->nvramRead(ulPRePOSAreaOffset+ulOffset);
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-/*
- * This routine writes a byte to the NvRAM
- */
-rtems_status_code WriteNvRAM8(uint32_t ulOffset, uint8_t ucValue)
-{
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- pNvRAMFunc->nvramWrite(ulPRePOSAreaOffset+ulOffset, ucValue);
- bNvRAMChanged=TRUE;
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-/*
- * This routine reads a block of bytes from the NvRAM
- */
-rtems_status_code ReadNvRAMBlock(
- uint32_t ulOffset, uint8_t *pucData, uint32_t length)
-{
- uint32_t i;
-
- if((ulOffset + length) > ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- for ( i=0 ; i<length ; i++ )
- pucData[i] =
- pNvRAMFunc->nvramRead(ulPRePOSAreaOffset+ulOffset+i);
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-/*
- * This routine writes a block of bytes to the NvRAM
- */
-rtems_status_code WriteNvRAMBlock(
- uint32_t ulOffset, uint8_t *ucValue, uint32_t length)
-{
- uint32_t i;
-
- if((ulOffset + length) > ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
-
- for ( i=0 ; i<length ; i++ )
- pNvRAMFunc->nvramWrite(
- ulPRePOSAreaOffset+ulOffset+i, ucValue[i]);
- bNvRAMChanged=TRUE;
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-/*
- * The NVRAM holds data in Big-Endian format
- */
-rtems_status_code ReadNvRAM16 (uint32_t ulOffset, uint16_t *pusData)
-{
- uint32_t ulTrueOffset=ulPRePOSAreaOffset+ulOffset;
-
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- *pusData=(pNvRAMFunc->nvramRead(ulTrueOffset) << 8) +
- (pNvRAMFunc->nvramRead(ulTrueOffset + 1));
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-rtems_status_code WriteNvRAM16 (uint32_t ulOffset, uint16_t usValue)
-{
- uint32_t ulTrueOffset=ulPRePOSAreaOffset+ulOffset;
-
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- pNvRAMFunc->nvramWrite(ulTrueOffset, (uint8_t) (usValue >> 8));
- pNvRAMFunc->nvramWrite(ulTrueOffset + 1, (uint8_t) usValue);
- bNvRAMChanged=TRUE;
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-rtems_status_code ReadNvRAM32 (uint32_t ulOffset, uint32_t *pulData)
-{
- uint32_t ulTrueOffset=ulPRePOSAreaOffset+ulOffset;
-
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- *pulData=(pNvRAMFunc->nvramRead(ulTrueOffset) << 24) +
- (pNvRAMFunc->nvramRead(ulTrueOffset + 1) << 16) +
- (pNvRAMFunc->nvramRead(ulTrueOffset + 2) << 8) +
- (pNvRAMFunc->nvramRead(ulTrueOffset + 3));
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-rtems_status_code WriteNvRAM32 (uint32_t ulOffset, uint32_t ulValue)
-{
- uint32_t ulTrueOffset=ulPRePOSAreaOffset+ulOffset;
-
- if(ulOffset>ulPRePOSAreaLength)
- {
- return RTEMS_INVALID_ADDRESS;
- }
- rtems_semaphore_obtain(semNvRAM, RTEMS_WAIT, RTEMS_NO_TIMEOUT);
- pNvRAMFunc->nvramWrite(ulTrueOffset, (uint8_t) (ulValue >> 24));
- pNvRAMFunc->nvramWrite(ulTrueOffset + 1, (uint8_t) (ulValue >> 16));
- pNvRAMFunc->nvramWrite(ulTrueOffset + 2, (uint8_t) (ulValue >> 8));
- pNvRAMFunc->nvramWrite(ulTrueOffset + 3, (uint8_t) ulValue);
- bNvRAMChanged=TRUE;
- rtems_semaphore_release(semNvRAM);
- return(RTEMS_SUCCESSFUL);
-}
-
-void
-InitializeNvRAM(void)
-{
- PHEADER pNvHeader = (PHEADER)0;
- rtems_status_code sc;
- uint32_t ulLength, ulOffset;
-
- if(ucSystemType==SYS_TYPE_PPC1)
- {
- if(ucBoardRevMaj<5)
- {
- pNvRAMFunc=&nvramDsTable;
- }
- else
- {
- pNvRAMFunc=&nvramMkTable;
- }
- }
- else if(ucSystemType==SYS_TYPE_PPC1a)
- {
- pNvRAMFunc=&nvramMkTable;
- }
- else if(ucSystemType==SYS_TYPE_PPC4)
- {
- pNvRAMFunc=&nvramStk88Table;
- }
- else
- {
- pNvRAMFunc=&nvramStkTable;
- }
-
- /*
- * Set up mutex semaphore
- */
- sc = rtems_semaphore_create (
- rtems_build_name ('N', 'V', 'R', 's'),
- 1,
- RTEMS_BINARY_SEMAPHORE |
- RTEMS_INHERIT_PRIORITY |
- RTEMS_PRIORITY,
- RTEMS_NO_PRIORITY,
- &semNvRAM);
- if (sc != RTEMS_SUCCESSFUL)
- {
- rtems_fatal_error_occurred (sc);
- }
-
- /*
- * Initially access the whole of NvRAM until we determine where the
- * OS Area is located.
- */
- ulPRePOSAreaLength=0xffffffff;
- ulPRePOSAreaOffset=0;
-
- /*
- * Access the header at the start of NvRAM
- */
- ReadNvRAM32((uint32_t)(&pNvHeader->OSAreaLength), &ulLength);
- ReadNvRAM32((uint32_t)(&pNvHeader->OSAreaAddress), &ulOffset);
-
- /*
- * Now set limits for future accesses
- */
- ulPRePOSAreaLength=ulLength;
- ulPRePOSAreaOffset=ulOffset;
-}
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-30 13:58:00 +0000