summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h')
-rw-r--r--c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h124
1 files changed, 0 insertions, 124 deletions
diff --git a/c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h b/c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h
deleted file mode 100644
index 56e8cffbd1..0000000000
--- a/c/src/lib/libbsp/arm/atsam/libraries/libchip/chip.h
+++ /dev/null
@@ -1,124 +0,0 @@
-/* ---------------------------------------------------------------------------- */
-/* Atmel Microcontroller Software Support */
-/* SAM Software Package License */
-/* ---------------------------------------------------------------------------- */
-/* Copyright (c) 2015, Atmel Corporation */
-/* */
-/* All rights reserved. */
-/* */
-/* Redistribution and use in source and binary forms, with or without */
-/* modification, are permitted provided that the following condition is met: */
-/* */
-/* - Redistributions of source code must retain the above copyright notice, */
-/* this list of conditions and the disclaimer below. */
-/* */
-/* Atmel's name may not be used to endorse or promote products derived from */
-/* this software without specific prior written permission. */
-/* */
-/* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */
-/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
-/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */
-/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */
-/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
-/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */
-/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
-/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */
-/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
-/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
-/* ---------------------------------------------------------------------------- */
-
-#ifndef SAMS7_CHIP_H
-#define SAMS7_CHIP_H
-
-#include "compiler.h"
-
-
-/*************************************************
- * Memory type and its attribute
- *************************************************/
-#define SHAREABLE 1
-#define NON_SHAREABLE 0
-/*********************************************************************************************************************************************************************
-* Memory Type Definition Memory TEX attribute C attribute B attribute S attribute
-**********************************************************************************************************************************************************************/
-
-#define STRONGLY_ORDERED_SHAREABLE_TYPE ((0x00 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos)) // DO not care //
-#define SHAREABLE_DEVICE_TYPE ((0x00 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos)) // DO not care //
-#define INNER_OUTER_NORMAL_WT_NWA_TYPE(x) ((0x00 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_OUTER_NORMAL_WB_NWA_TYPE(x) ((0x00 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_OUTER_NORMAL_NOCACHE_TYPE(x) ((0x01 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_OUTER_NORMAL_WB_RWA_TYPE(x) ((0x01 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define NON_SHAREABLE_DEVICE_TYPE ((0x02 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos)) // DO not care //
-
-/* Normal memory attributes with outer capability rules to Non_Cacable */
-
-#define INNER_NORMAL_NOCACHE_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_NORMAL_WB_RWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_NORMAL_WT_NWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-#define INNER_NORMAL_WB_NWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
-
-/* SCB Interrupt Control State Register Definitions */
-#ifndef SCB_VTOR_TBLBASE_Pos
- #define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */
- #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */
-#endif
-
-
-/*
- * Peripherals
- */
-#include "include/acc.h"
-#include "include/aes.h"
-#include "include/afec.h"
-#include "include/efc.h"
-#include "include/pio.h"
-#include "include/pio_it.h"
-#include "include/efc.h"
-#include "include/rstc.h"
-#include "include/mpu.h"
-#include "include/gmac.h"
-#include "include/gmacd.h"
-#include "include/video.h"
-#include "include/icm.h"
-#include "include/isi.h"
-#include "include/exceptions.h"
-#include "include/pio_capture.h"
-#include "include/rtc.h"
-#include "include/rtt.h"
-#include "include/tc.h"
-#include "include/timetick.h"
-#include "include/twi.h"
-#include "include/flashd.h"
-#include "include/pmc.h"
-#include "include/pwmc.h"
-#include "include/mcan.h"
-#include "include/supc.h"
-#include "include/usart.h"
-#include "include/uart.h"
-#include "include/isi.h"
-#include "include/hsmci.h"
-#include "include/ssc.h"
-#include "include/twi.h"
-#include "include/trng.h"
-#include "include/wdt.h"
-#include "include/spi.h"
-#include "include/qspi.h"
-#include "include/trace.h"
-#include "include/xdmac.h"
-#include "include/xdma_hardware_interface.h"
-#include "include/xdmad.h"
-#include "include/mcid.h"
-#include "include/twid.h"
-#include "include/spi_dma.h"
-#include "include/qspi_dma.h"
-#include "include/uart_dma.h"
-#include "include/usart_dma.h"
-#include "include/twid.h"
-#include "include/afe_dma.h"
-#include "include/dac_dma.h"
-#include "include/usbhs.h"
-
-#define ENABLE_PERIPHERAL(dwId) PMC_EnablePeripheral(dwId)
-#define DISABLE_PERIPHERAL(dwId) PMC_DisablePeripheral(dwId)
-
-#endif /* SAMS7_CHIP_H */