summaryrefslogtreecommitdiffstats
path: root/c/src/exec/score/cpu/mips/rtems/score/mips.h
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/exec/score/cpu/mips/rtems/score/mips.h')
-rw-r--r--c/src/exec/score/cpu/mips/rtems/score/mips.h10
1 files changed, 7 insertions, 3 deletions
diff --git a/c/src/exec/score/cpu/mips/rtems/score/mips.h b/c/src/exec/score/cpu/mips/rtems/score/mips.h
index 4ef807971d..042ed16a88 100644
--- a/c/src/exec/score/cpu/mips/rtems/score/mips.h
+++ b/c/src/exec/score/cpu/mips/rtems/score/mips.h
@@ -30,12 +30,16 @@ extern "C" {
#if __mips == 3
#ifdef ASM
-#define SR_INTERRUPT_ENABLE_BITS 0x03
+#define SR_INTERRUPT_ENABLE_BITS 0x01
#else
-#define SR_INTERRUPT_ENABLE_BITS SR_IE|SR_EXL
+#define SR_INTERRUPT_ENABLE_BITS SR_IE
#endif
-#else
+
+#elif __mips == 1
#define SR_INTERRUPT_ENABLE_BITS SR_IEC
+
+#else
+#error "mips interrupt enable bits: unknown architecture level!"
#endif
/*