diff options
Diffstat (limited to 'bsps/include/libchip/open_eth.h')
-rw-r--r-- | bsps/include/libchip/open_eth.h | 173 |
1 files changed, 0 insertions, 173 deletions
diff --git a/bsps/include/libchip/open_eth.h b/bsps/include/libchip/open_eth.h deleted file mode 100644 index 66a5204230..0000000000 --- a/bsps/include/libchip/open_eth.h +++ /dev/null @@ -1,173 +0,0 @@ -/* Opencores ethernet MAC driver */ -/* adapted from linux driver by Jiri Gaisler */ - -#ifndef _OPEN_ETH_ -#define _OPEN_ETH_ - - -/* Configuration Information */ - -typedef struct { - void *base_address; - uint32_t vector; - uint32_t txd_count; - uint32_t rxd_count; - uint32_t en100MHz; -} open_eth_configuration_t; - - -/* Ethernet buffer descriptor */ - -typedef struct _oeth_rxtxdesc { - volatile uint32_t len_status; /* Length and status */ - volatile uint32_t *addr; /* Buffer pointer */ -} oeth_rxtxdesc; - -/* Ethernet configuration registers */ - -typedef struct _oeth_regs { - volatile uint32_t moder; /* Mode Register */ - volatile uint32_t int_src; /* Interrupt Source Register */ - volatile uint32_t int_mask; /* Interrupt Mask Register */ - volatile uint32_t ipgt; /* Back to Bak Inter Packet Gap Register */ - volatile uint32_t ipgr1; /* Non Back to Back Inter Packet Gap Register 1 */ - volatile uint32_t ipgr2; /* Non Back to Back Inter Packet Gap Register 2 */ - volatile uint32_t packet_len; /* Packet Length Register (min. and max.) */ - volatile uint32_t collconf; /* Collision and Retry Configuration Register */ - volatile uint32_t tx_bd_num; /* Transmit Buffer Descriptor Number Register */ - volatile uint32_t ctrlmoder; /* Control Module Mode Register */ - volatile uint32_t miimoder; /* MII Mode Register */ - volatile uint32_t miicommand; /* MII Command Register */ - volatile uint32_t miiaddress; /* MII Address Register */ - volatile uint32_t miitx_data; /* MII Transmit Data Register */ - volatile uint32_t miirx_data; /* MII Receive Data Register */ - volatile uint32_t miistatus; /* MII Status Register */ - volatile uint32_t mac_addr0; /* MAC Individual Address Register 0 */ - volatile uint32_t mac_addr1; /* MAC Individual Address Register 1 */ - volatile uint32_t hash_addr0; /* Hash Register 0 */ - volatile uint32_t hash_addr1; /* Hash Register 1 */ - volatile uint32_t txctrl; /* Transmitter control register */ - uint32_t empty[235]; /* Unused space */ - oeth_rxtxdesc xd[128]; /* TX & RX descriptors */ -} oeth_regs; - -#define OETH_TOTAL_BD 128 -#define OETH_MAXBUF_LEN 0x610 - -/* Tx BD */ -#define OETH_TX_BD_READY 0x8000 /* Tx BD Ready */ -#define OETH_TX_BD_IRQ 0x4000 /* Tx BD IRQ Enable */ -#define OETH_TX_BD_WRAP 0x2000 /* Tx BD Wrap (last BD) */ -#define OETH_TX_BD_PAD 0x1000 /* Tx BD Pad Enable */ -#define OETH_TX_BD_CRC 0x0800 /* Tx BD CRC Enable */ - -#define OETH_TX_BD_UNDERRUN 0x0100 /* Tx BD Underrun Status */ -#define OETH_TX_BD_RETRY 0x00F0 /* Tx BD Retry Status */ -#define OETH_TX_BD_RETLIM 0x0008 /* Tx BD Retransmission Limit Status */ -#define OETH_TX_BD_LATECOL 0x0004 /* Tx BD Late Collision Status */ -#define OETH_TX_BD_DEFER 0x0002 /* Tx BD Defer Status */ -#define OETH_TX_BD_CARRIER 0x0001 /* Tx BD Carrier Sense Lost Status */ -#define OETH_TX_BD_STATS (OETH_TX_BD_UNDERRUN | \ - OETH_TX_BD_RETRY | \ - OETH_TX_BD_RETLIM | \ - OETH_TX_BD_LATECOL | \ - OETH_TX_BD_DEFER | \ - OETH_TX_BD_CARRIER) - -/* Rx BD */ -#define OETH_RX_BD_EMPTY 0x8000 /* Rx BD Empty */ -#define OETH_RX_BD_IRQ 0x4000 /* Rx BD IRQ Enable */ -#define OETH_RX_BD_WRAP 0x2000 /* Rx BD Wrap (last BD) */ - -#define OETH_RX_BD_MISS 0x0080 /* Rx BD Miss Status */ -#define OETH_RX_BD_OVERRUN 0x0040 /* Rx BD Overrun Status */ -#define OETH_RX_BD_INVSIMB 0x0020 /* Rx BD Invalid Symbol Status */ -#define OETH_RX_BD_DRIBBLE 0x0010 /* Rx BD Dribble Nibble Status */ -#define OETH_RX_BD_TOOLONG 0x0008 /* Rx BD Too Long Status */ -#define OETH_RX_BD_SHORT 0x0004 /* Rx BD Too Short Frame Status */ -#define OETH_RX_BD_CRCERR 0x0002 /* Rx BD CRC Error Status */ -#define OETH_RX_BD_LATECOL 0x0001 /* Rx BD Late Collision Status */ -#define OETH_RX_BD_STATS (OETH_RX_BD_MISS | \ - OETH_RX_BD_OVERRUN | \ - OETH_RX_BD_INVSIMB | \ - OETH_RX_BD_DRIBBLE | \ - OETH_RX_BD_TOOLONG | \ - OETH_RX_BD_SHORT | \ - OETH_RX_BD_CRCERR | \ - OETH_RX_BD_LATECOL) - -/* MODER Register */ -#define OETH_MODER_RXEN 0x00000001 /* Receive Enable */ -#define OETH_MODER_TXEN 0x00000002 /* Transmit Enable */ -#define OETH_MODER_NOPRE 0x00000004 /* No Preamble */ -#define OETH_MODER_BRO 0x00000008 /* Reject Broadcast */ -#define OETH_MODER_IAM 0x00000010 /* Use Individual Hash */ -#define OETH_MODER_PRO 0x00000020 /* Promiscuous (receive all) */ -#define OETH_MODER_IFG 0x00000040 /* Min. IFG not required */ -#define OETH_MODER_LOOPBCK 0x00000080 /* Loop Back */ -#define OETH_MODER_NOBCKOF 0x00000100 /* No Backoff */ -#define OETH_MODER_EXDFREN 0x00000200 /* Excess Defer */ -#define OETH_MODER_FULLD 0x00000400 /* Full Duplex */ -#define OETH_MODER_RST 0x00000800 /* Reset MAC */ -#define OETH_MODER_DLYCRCEN 0x00001000 /* Delayed CRC Enable */ -#define OETH_MODER_CRCEN 0x00002000 /* CRC Enable */ -#define OETH_MODER_HUGEN 0x00004000 /* Huge Enable */ -#define OETH_MODER_PAD 0x00008000 /* Pad Enable */ -#define OETH_MODER_RECSMALL 0x00010000 /* Receive Small */ - -/* Interrupt Source Register */ -#define OETH_INT_TXB 0x00000001 /* Transmit Buffer IRQ */ -#define OETH_INT_TXE 0x00000002 /* Transmit Error IRQ */ -#define OETH_INT_RXF 0x00000004 /* Receive Frame IRQ */ -#define OETH_INT_RXE 0x00000008 /* Receive Error IRQ */ -#define OETH_INT_BUSY 0x00000010 /* Busy IRQ */ -#define OETH_INT_TXC 0x00000020 /* Transmit Control Frame IRQ */ -#define OETH_INT_RXC 0x00000040 /* Received Control Frame IRQ */ - -/* Interrupt Mask Register */ -#define OETH_INT_MASK_TXB 0x00000001 /* Transmit Buffer IRQ Mask */ -#define OETH_INT_MASK_TXE 0x00000002 /* Transmit Error IRQ Mask */ -#define OETH_INT_MASK_RXF 0x00000004 /* Receive Frame IRQ Mask */ -#define OETH_INT_MASK_RXE 0x00000008 /* Receive Error IRQ Mask */ -#define OETH_INT_MASK_BUSY 0x00000010 /* Busy IRQ Mask */ -#define OETH_INT_MASK_TXC 0x00000020 /* Transmit Control Frame IRQ Mask */ -#define OETH_INT_MASK_RXC 0x00000040 /* Received Control Frame IRQ Mask */ - -/* Control Module Mode Register */ -#define OETH_CTRLMODER_PASSALL 0x00000001 /* Pass Control Frames */ -#define OETH_CTRLMODER_RXFLOW 0x00000002 /* Receive Control Flow Enable */ -#define OETH_CTRLMODER_TXFLOW 0x00000004 /* Transmit Control Flow Enable */ - -/* MII Mode Register */ -#define OETH_MIIMODER_CLKDIV 0x000000FF /* Clock Divider */ -#define OETH_MIIMODER_NOPRE 0x00000100 /* No Preamble */ -#define OETH_MIIMODER_RST 0x00000200 /* MIIM Reset */ - -/* MII Command Register */ -#define OETH_MIICOMMAND_SCANSTAT 0x00000001 /* Scan Status */ -#define OETH_MIICOMMAND_RSTAT 0x00000002 /* Read Status */ -#define OETH_MIICOMMAND_WCTRLDATA 0x00000004 /* Write Control Data */ - -/* MII Address Register */ -#define OETH_MIIADDRESS_FIAD 0x0000001F /* PHY Address */ -#define OETH_MIIADDRESS_RGAD 0x00001F00 /* RGAD Address */ - -/* MII Status Register */ -#define OETH_MIISTATUS_LINKFAIL 0x00000001 /* Link Fail */ -#define OETH_MIISTATUS_BUSY 0x00000002 /* MII Busy */ -#define OETH_MIISTATUS_NVALID 0x00000004 /* Data in MII Status Register is invalid */ - -/* Attatch routine */ - -int rtems_open_eth_driver_attach ( - struct rtems_bsdnet_ifconfig *config, - open_eth_configuration_t *chip -); - -/* -#ifdef CPU_U32_FIX -void ipalign(struct mbuf *m); -#endif - -*/ -#endif /* _OPEN_ETH_ */ |