summaryrefslogtreecommitdiffstats
path: root/spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2022-01-15 19:45:46 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2022-01-15 19:49:41 +0100
commit4e530464b00db308480ce9036b78bb125bb86477 (patch)
tree0f13ac8eda424d3ad582c466d1f6438cc5d79687 /spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml
parentbsp/imx7: dl06 fails expectedly (diff)
downloadrtems-4e530464b00db308480ce9036b78bb125bb86477.tar.bz2
bsps: Default to CPU counter benchmark timer
Most BSPs which used the stubbed benachmark timer provide a CPU counter. All BSPs provide at least a stub CPU counter. Simply use the benchmark timer implementation using the CPU counter.
Diffstat (limited to 'spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml')
-rw-r--r--spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml2
1 files changed, 1 insertions, 1 deletions
diff --git a/spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml b/spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml
index 30dbade196..f1f39ff6b2 100644
--- a/spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml
+++ b/spec/build/bsps/arm/altera-cyclone-v/bspalteracyclonev.yml
@@ -129,7 +129,7 @@ source:
- bsps/arm/shared/cp15/arm-cp15-set-exception-handler.c
- bsps/arm/shared/cp15/arm-cp15-set-ttb-entries.c
- bsps/arm/shared/start/bsp-start-memcpy.S
-- bsps/shared/dev/btimer/btimer-stub.c
+- bsps/shared/dev/btimer/btimer-cpucounter.c
- bsps/shared/dev/getentropy/getentropy-cpucounter.c
- bsps/shared/dev/irq/arm-gicv2.c
- bsps/shared/dev/irq/arm-gicv2-get-attributes.c